summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
diff options
context:
space:
mode:
authorAlex Waterman <alexw@nvidia.com>2017-10-06 20:20:12 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-10-24 18:16:49 -0400
commit0899e11d4bb630381607a0c245f72476e2e9209e (patch)
tree9ac90c2629e30d9c9e3f8c237f45eab6cd9f386f /drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
parentdf4e88a21d51d5e098b66c3094fa91ae633777e5 (diff)
gpu: nvgpu: Cleanup generic MM code
t19x changes necessary for change in core MM code. JIRA NVGPU-30 Change-Id: I62f419450c1a33d0826390d7cbb5ad93569f8c89 Signed-off-by: Alex Waterman <alexw@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1577265 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: David Martinez Nieto <dmartineznie@nvidia.com> Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gv11b/fifo_gv11b.c')
-rw-r--r--drivers/gpu/nvgpu/gv11b/fifo_gv11b.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c b/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
index 4a03e6d9..dc3b641a 100644
--- a/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
+++ b/drivers/gpu/nvgpu/gv11b/fifo_gv11b.c
@@ -34,6 +34,7 @@
34#include <nvgpu/debug.h> 34#include <nvgpu/debug.h>
35#include <nvgpu/nvhost_t19x.h> 35#include <nvgpu/nvhost_t19x.h>
36#include <nvgpu/barrier.h> 36#include <nvgpu/barrier.h>
37#include <nvgpu/mm.h>
37 38
38#include "gk20a/gk20a.h" 39#include "gk20a/gk20a.h"
39#include "gk20a/fifo_gk20a.h" 40#include "gk20a/fifo_gk20a.h"
@@ -112,9 +113,9 @@ void gv11b_get_ch_runlist_entry(struct channel_gk20a *c, u32 *runlist)
112 runlist[0] = runlist_entry | ram_rl_entry_chan_userd_ptr_lo_f(addr_lo); 113 runlist[0] = runlist_entry | ram_rl_entry_chan_userd_ptr_lo_f(addr_lo);
113 runlist[1] = ram_rl_entry_chan_userd_ptr_hi_f(addr_hi); 114 runlist[1] = ram_rl_entry_chan_userd_ptr_hi_f(addr_hi);
114 115
115 addr_lo = u64_lo32(gk20a_mm_inst_block_addr(g, &c->inst_block)) >> 116 addr_lo = u64_lo32(nvgpu_inst_block_addr(g, &c->inst_block)) >>
116 ram_rl_entry_chan_inst_ptr_align_shift_v(); 117 ram_rl_entry_chan_inst_ptr_align_shift_v();
117 addr_hi = u64_hi32(gk20a_mm_inst_block_addr(g, &c->inst_block)); 118 addr_hi = u64_hi32(nvgpu_inst_block_addr(g, &c->inst_block));
118 119
119 runlist[2] = ram_rl_entry_chan_inst_ptr_lo_f(addr_lo) | 120 runlist[2] = ram_rl_entry_chan_inst_ptr_lo_f(addr_lo) |
120 ram_rl_entry_chid_f(c->chid); 121 ram_rl_entry_chid_f(c->chid);