diff options
author | Tejal Kudav <tkudav@nvidia.com> | 2018-05-24 08:50:28 -0400 |
---|---|---|
committer | Tejal Kudav <tkudav@nvidia.com> | 2018-06-14 09:44:06 -0400 |
commit | 0b2f2f06a7d0424359d1b6e275789ceef1a8a8c3 (patch) | |
tree | 989279d942ba31d0d3bef7f2fbbb74f75dff2c41 /drivers/gpu/nvgpu/gv100/nvlink_gv100.h | |
parent | 328a7bd3ffc9590c0c432724d45da9f25732c2a1 (diff) |
gpu: nvgpu: nvlink: Add HAL for RXDET
RXDET is supported only on nvlink 2.2 devices and forward.
Add HAL to run RXDET selectively based on chip. RXDET needs to be
done after the links are out of reset but before any other link
level initialization.
minion_send_cmd is also made non-static to support RXDET
functionality.
JIRA NVLINK-160
Change-Id: Ic65b8dbc7281743f62072089ff3c805521ac9b38
Signed-off-by: Tejal Kudav <tkudav@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1729525
GVS: Gerrit_Virtual_Submit
Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gv100/nvlink_gv100.h')
-rw-r--r-- | drivers/gpu/nvgpu/gv100/nvlink_gv100.h | 15 |
1 files changed, 2 insertions, 13 deletions
diff --git a/drivers/gpu/nvgpu/gv100/nvlink_gv100.h b/drivers/gpu/nvgpu/gv100/nvlink_gv100.h index 4ac8b907..a583c576 100644 --- a/drivers/gpu/nvgpu/gv100/nvlink_gv100.h +++ b/drivers/gpu/nvgpu/gv100/nvlink_gv100.h | |||
@@ -25,23 +25,12 @@ | |||
25 | 25 | ||
26 | struct gk20a; | 26 | struct gk20a; |
27 | 27 | ||
28 | #define MINION_REG_RD32(g, off) gk20a_readl(g, g->nvlink.minion_base + (off)) | ||
29 | #define MINION_REG_WR32(g, off, v) gk20a_writel(g, g->nvlink.minion_base + (off), (v)) | ||
30 | #define IOCTRL_REG_RD32(g, off) gk20a_readl(g, g->nvlink.ioctrl_base + (off)) | ||
31 | #define IOCTRL_REG_WR32(g, off, v) gk20a_writel(g, g->nvlink.ioctrl_base + (off), (v)); | ||
32 | #define MIF_REG_RD32(g, id, off) gk20a_readl(g, g->nvlink.links[(id)].mif_base + (off)) | ||
33 | #define MIF_REG_WR32(g, id, off, v) gk20a_writel(g, g->nvlink.links[(id)].mif_base + (off), (v)) | ||
34 | #define IPT_REG_RD32(g, off) gk20a_readl(g, g->nvlink.ipt_base + (off)) | ||
35 | #define IPT_REG_WR32(g, off, v) gk20a_writel(g, g->nvlink.ipt_base + (off), (v)) | ||
36 | #define TLC_REG_RD32(g, id, off) gk20a_readl(g, g->nvlink.links[(id)].tl_base + (off)) | ||
37 | #define TLC_REG_WR32(g, id, off, v) gk20a_writel(g, g->nvlink.links[(id)].tl_base + (off), (v)) | ||
38 | #define DLPL_REG_RD32(g, id, off) gk20a_readl(g, g->nvlink.links[(id)].dlpl_base + (off)) | ||
39 | #define DLPL_REG_WR32(g, id, off, v) gk20a_writel(g, g->nvlink.links[(id)].dlpl_base + (off), (v)) | ||
40 | |||
41 | int gv100_nvlink_discover_ioctrl(struct gk20a *g); | 28 | int gv100_nvlink_discover_ioctrl(struct gk20a *g); |
42 | int gv100_nvlink_discover_link(struct gk20a *g); | 29 | int gv100_nvlink_discover_link(struct gk20a *g); |
43 | int gv100_nvlink_init(struct gk20a *g); | 30 | int gv100_nvlink_init(struct gk20a *g); |
44 | int gv100_nvlink_isr(struct gk20a *g); | 31 | int gv100_nvlink_isr(struct gk20a *g); |
32 | int gv100_nvlink_minion_send_command(struct gk20a *g, u32 link_id, u32 command, | ||
33 | u32 scratch_0, bool sync); | ||
45 | /* API */ | 34 | /* API */ |
46 | int gv100_nvlink_link_early_init(struct gk20a *g, unsigned long mask); | 35 | int gv100_nvlink_link_early_init(struct gk20a *g, unsigned long mask); |
47 | u32 gv100_nvlink_link_get_mode(struct gk20a *g, u32 link_id); | 36 | u32 gv100_nvlink_link_get_mode(struct gk20a *g, u32 link_id); |