summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gp10b/ce_gp10b.c
diff options
context:
space:
mode:
authorSunny He <suhe@nvidia.com>2017-06-27 18:09:05 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-07-27 19:34:37 -0400
commit9907b97985c47003a179c4357274b737cc0699ee (patch)
tree2b40019669007c9bbbdcad29b5f57b27f13df84f /drivers/gpu/nvgpu/gp10b/ce_gp10b.c
parent1552e3fb09741309ea2d5cc4433e247bae7265e1 (diff)
gpu: nvgpu: Reorg ce2 HAL initialization
Reorganize HAL initialization to remove inheritance and construct the gpu_ops struct at compile time. This patch only covers the ce2 sub-module of the gpu_ops struct. Perform HAL function assignments in hal_gxxxx.c through the population of a chip-specific copy of gpu_ops. Jira NVGPU-74 Change-Id: I7dfd5e8dcd4d6f3623d1b795b6b2e15ff356a13a Signed-off-by: Sunny He <suhe@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1509632 GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gp10b/ce_gp10b.c')
-rw-r--r--drivers/gpu/nvgpu/gp10b/ce_gp10b.c7
1 files changed, 1 insertions, 6 deletions
diff --git a/drivers/gpu/nvgpu/gp10b/ce_gp10b.c b/drivers/gpu/nvgpu/gp10b/ce_gp10b.c
index 1fff37fb..59a6ee21 100644
--- a/drivers/gpu/nvgpu/gp10b/ce_gp10b.c
+++ b/drivers/gpu/nvgpu/gp10b/ce_gp10b.c
@@ -54,7 +54,7 @@ void gp10b_ce_isr(struct gk20a *g, u32 inst_id, u32 pri_base)
54 return; 54 return;
55} 55}
56 56
57static int gp10b_ce_nonstall_isr(struct gk20a *g, u32 inst_id, u32 pri_base) 57int gp10b_ce_nonstall_isr(struct gk20a *g, u32 inst_id, u32 pri_base)
58{ 58{
59 int ops = 0; 59 int ops = 0;
60 u32 ce_intr = gk20a_readl(g, ce_intr_status_r(inst_id)); 60 u32 ce_intr = gk20a_readl(g, ce_intr_status_r(inst_id));
@@ -70,8 +70,3 @@ static int gp10b_ce_nonstall_isr(struct gk20a *g, u32 inst_id, u32 pri_base)
70 70
71 return ops; 71 return ops;
72} 72}
73void gp10b_init_ce(struct gpu_ops *gops)
74{
75 gops->ce2.isr_stall = gp10b_ce_isr;
76 gops->ce2.isr_nonstall = gp10b_ce_nonstall_isr;
77}