summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gp106/gr_gp106.c
diff options
context:
space:
mode:
authorAlex Waterman <alexw@nvidia.com>2018-01-08 20:57:02 -0500
committerTimo Alho <talho@nvidia.com>2018-01-09 09:32:30 -0500
commit2ae16008cdfd778bc981cea4d5a90fb988f0850b (patch)
treee91e67d6b8acd3be015a8fe18961e658f5408abd /drivers/gpu/nvgpu/gp106/gr_gp106.c
parent7703ac33f488bb2a18f17a51c8748874adda1256 (diff)
Revert "gpu: nvgpu: gv11b: fix for gfx preemption"
This reverts commit caf168e33ec12ff6f0ed90fd4aa7654c09eaa553. Might be causing an intermittency in quill-c03 graphics submit. Super weird since the only change that seems like it could affect it is the header file update but that seems rather safe. Bug 2044830 Change-Id: I14809d4945744193b9c2d7729ae8a516eb3e0b21 Signed-off-by: Alex Waterman <alexw@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1634349 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Timo Alho <talho@nvidia.com> Tested-by: Timo Alho <talho@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gp106/gr_gp106.c')
-rw-r--r--drivers/gpu/nvgpu/gp106/gr_gp106.c6
1 files changed, 1 insertions, 5 deletions
diff --git a/drivers/gpu/nvgpu/gp106/gr_gp106.c b/drivers/gpu/nvgpu/gp106/gr_gp106.c
index bedc0b78..af08aa6c 100644
--- a/drivers/gpu/nvgpu/gp106/gr_gp106.c
+++ b/drivers/gpu/nvgpu/gp106/gr_gp106.c
@@ -1,7 +1,7 @@
1/* 1/*
2 * GP106 GPU GR 2 * GP106 GPU GR
3 * 3 *
4 * Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved. 4 * Copyright (c) 2016-2017, NVIDIA CORPORATION. All rights reserved.
5 * 5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a 6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"), 7 * copy of this software and associated documentation files (the "Software"),
@@ -128,10 +128,6 @@ void gr_gp106_cb_size_default(struct gk20a *g)
128 gr->attrib_cb_default_size = 0x800; 128 gr->attrib_cb_default_size = 0x800;
129 gr->alpha_cb_default_size = 129 gr->alpha_cb_default_size =
130 gr_gpc0_ppc0_cbm_alpha_cb_size_v_default_v(); 130 gr_gpc0_ppc0_cbm_alpha_cb_size_v_default_v();
131 gr->attrib_cb_gfxp_default_size =
132 gr_gpc0_ppc0_cbm_beta_cb_size_v_gfxp_v();
133 gr->attrib_cb_gfxp_size =
134 gr_gpc0_ppc0_cbm_beta_cb_size_v_gfxp_v();
135} 131}
136 132
137int gr_gp106_set_ctxsw_preemption_mode(struct gk20a *g, 133int gr_gp106_set_ctxsw_preemption_mode(struct gk20a *g,