summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gm20b/mm_gm20b.h
diff options
context:
space:
mode:
authorSunny He <suhe@nvidia.com>2017-07-31 21:54:38 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-08-14 18:55:19 -0400
commit959c02d6757c3c40748f7d2db1515885a5066a12 (patch)
tree58b685a52bc8b543565645227219c1c9609a50b3 /drivers/gpu/nvgpu/gm20b/mm_gm20b.h
parentee60394abc9a52182892ab54554d3e9c841080bf (diff)
gpu: nvgpu: Reorg mm HAL initialization
Reorganize HAL initialization to remove inheritance and construct the gpu_ops struct at compile time. This patch only covers the mm sub-module of the gpu_ops struct. Perform HAL function assignments in hal_gxxxx.c through the population of a chip-specific copy of gpu_ops. Jira NVGPU-74 Change-Id: Ieb87a62f047510e51c52e6563d8e3fd5a65b5f28 Signed-off-by: Sunny He <suhe@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1537753 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gm20b/mm_gm20b.h')
-rw-r--r--drivers/gpu/nvgpu/gm20b/mm_gm20b.h12
1 files changed, 8 insertions, 4 deletions
diff --git a/drivers/gpu/nvgpu/gm20b/mm_gm20b.h b/drivers/gpu/nvgpu/gm20b/mm_gm20b.h
index 2bb29ea8..b1bb38a3 100644
--- a/drivers/gpu/nvgpu/gm20b/mm_gm20b.h
+++ b/drivers/gpu/nvgpu/gm20b/mm_gm20b.h
@@ -1,7 +1,7 @@
1/* 1/*
2 * GM20B GMMU 2 * GM20B GMMU
3 * 3 *
4 * Copyright (c) 2014, NVIDIA CORPORATION. All rights reserved. 4 * Copyright (c) 2014-2017, NVIDIA CORPORATION. All rights reserved.
5 * 5 *
6 * This program is free software; you can redistribute it and/or modify it 6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms and conditions of the GNU General Public License, 7 * under the terms and conditions of the GNU General Public License,
@@ -20,9 +20,13 @@ struct gk20a;
20#define PDE_ADDR_START(x, y) ((x) & ~((0x1UL << (y)) - 1)) 20#define PDE_ADDR_START(x, y) ((x) & ~((0x1UL << (y)) - 1))
21#define PDE_ADDR_END(x, y) ((x) | ((0x1UL << (y)) - 1)) 21#define PDE_ADDR_END(x, y) ((x) | ((0x1UL << (y)) - 1))
22 22
23void gm20b_mm_set_big_page_size(struct gk20a *g,
24 struct nvgpu_mem *mem, int size);
25u32 gm20b_mm_get_big_page_sizes(void);
26u32 gm20b_mm_get_default_big_page_size(void);
27bool gm20b_mm_support_sparse(struct gk20a *g);
28bool gm20b_mm_is_bar1_supported(struct gk20a *g);
29int gm20b_mm_mmu_vpr_info_fetch(struct gk20a *g);
23u64 gm20b_gpu_phys_addr(struct gk20a *g, 30u64 gm20b_gpu_phys_addr(struct gk20a *g,
24 struct nvgpu_gmmu_attrs *attrs, u64 phys); 31 struct nvgpu_gmmu_attrs *attrs, u64 phys);
25
26void gm20b_init_mm(struct gpu_ops *gops);
27int gm20b_mm_mmu_vpr_info_fetch(struct gk20a *g);
28#endif 32#endif