summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gm20b/mm_gm20b.c
diff options
context:
space:
mode:
authorDeepak Nibade <dnibade@nvidia.com>2017-07-03 07:46:48 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-07-07 10:05:39 -0400
commit40c19c67d043e750cec4a8c33695e8cbe01bd639 (patch)
tree4bb193ed4a162964aa8fb5ff618854b5f8ffbbff /drivers/gpu/nvgpu/gm20b/mm_gm20b.c
parentd479a781c68ab20ff27ae6d1a6eb6e15eb51fb88 (diff)
gpu: nvgpu: support platform specific physical address translation
On some GPUs certain physical address bits have special meaning. This patch adds support for setting those bits based on the GMMU attributes struct. Jira GPUT19X-10 Bug 200279508 Change-Id: I32b8a028be7fd62af06a60c393a8c9251de0ef3c Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master/r/1512600 GVS: Gerrit_Virtual_Submit Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gm20b/mm_gm20b.c')
-rw-r--r--drivers/gpu/nvgpu/gm20b/mm_gm20b.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/gm20b/mm_gm20b.c b/drivers/gpu/nvgpu/gm20b/mm_gm20b.c
index bdb3b827..d436e985 100644
--- a/drivers/gpu/nvgpu/gm20b/mm_gm20b.c
+++ b/drivers/gpu/nvgpu/gm20b/mm_gm20b.c
@@ -60,6 +60,12 @@ static bool gm20b_mm_is_bar1_supported(struct gk20a *g)
60 return true; 60 return true;
61} 61}
62 62
63u64 gm20b_gpu_phys_addr(struct gk20a *g,
64 struct nvgpu_gmmu_attrs *attrs, u64 phys)
65{
66 return phys;
67}
68
63void gm20b_init_mm(struct gpu_ops *gops) 69void gm20b_init_mm(struct gpu_ops *gops)
64{ 70{
65 gops->mm.support_sparse = gm20b_mm_support_sparse; 71 gops->mm.support_sparse = gm20b_mm_support_sparse;
@@ -73,6 +79,7 @@ void gm20b_init_mm(struct gpu_ops *gops)
73 gops->mm.set_big_page_size = gm20b_mm_set_big_page_size; 79 gops->mm.set_big_page_size = gm20b_mm_set_big_page_size;
74 gops->mm.get_big_page_sizes = gm20b_mm_get_big_page_sizes; 80 gops->mm.get_big_page_sizes = gm20b_mm_get_big_page_sizes;
75 gops->mm.get_default_big_page_size = gm20b_mm_get_default_big_page_size; 81 gops->mm.get_default_big_page_size = gm20b_mm_get_default_big_page_size;
82 gops->mm.gpu_phys_addr = gm20b_gpu_phys_addr;
76 gops->mm.get_iova_addr = gk20a_mm_iova_addr; 83 gops->mm.get_iova_addr = gk20a_mm_iova_addr;
77 gops->mm.get_physical_addr_bits = gk20a_mm_get_physical_addr_bits; 84 gops->mm.get_physical_addr_bits = gk20a_mm_get_physical_addr_bits;
78 gops->mm.get_mmu_levels = gk20a_mm_get_mmu_levels; 85 gops->mm.get_mmu_levels = gk20a_mm_get_mmu_levels;