gpu: nvgpu: gm20b: fix compression sharing

For GM20B alone, the LTC count is already accounted for the HW logic
for the CBC base calculation from the postDivide address. So SW
doesn't have to explicity divide it by the LTC count in the postDivide
address calculation.

Bug 1477079

Change-Id: I558bbe66bbcfb7edfa21210d0dc22c6170149260
Signed-off-by: Kevin Huang <kevinh@nvidia.com>
Reviewed-on: http://git-master/r/414264
Reviewed-by: Automatic_Commit_Validation_User
GVS: Gerrit_Virtual_Submit
Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com>

1 files changed, 14 insertions, 0 deletions

diff --git a/drivers/gpu/nvgpu/gm20b/ltc_gm20b.c b/drivers/gpu/nvgpu/gm20b/ltc_gm20b.c
index 43c90970..91046d93 100644
--- a/drivers/gpu/nvgpu/gm20b/ltc_gm20b.c
+++ b/drivers/gpu/nvgpu/gm20b/ltc_gm20b.c
@@ -237,6 +237,19 @@ static void gm20b_ltc_g_elpg_flush_locked(struct gk20a *g)
                             "g_elpg_flush too many retries");
 }
 
+u32 gm20b_ltc_cbc_fix_config(struct gk20a *g, int base)
+{
+        u32 val = gk20a_readl(g, ltc_ltcs_ltss_cbc_num_active_ltcs_r());
+        if (val == 2) {
+                return base * 2;
+        } else if (val != 1) {
+                gk20a_err(dev_from_gk20a(g),
+                        "Invalid number of active ltcs: %08x\n", val);
+        }
+
+        return base;
+}
+
 void gm20b_init_ltc(struct gpu_ops *gops)
 {
         /* Gk20a reused ops. */
@@ -255,4 +268,5 @@ void gm20b_init_ltc(struct gpu_ops *gops)
         gops->ltc.cbc_ctrl = gm20b_ltc_cbc_ctrl;
         gops->ltc.elpg_flush = gm20b_ltc_g_elpg_flush_locked;
         gops->ltc.isr = gm20b_ltc_isr;
+        gops->ltc.cbc_fix_config = gm20b_ltc_cbc_fix_config;
 }