summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gm20b/gr_gm20b.c
diff options
context:
space:
mode:
authorSeema Khowala <seemaj@nvidia.com>2017-06-21 20:02:30 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-07-05 06:07:03 -0400
commit8b36c45b39d06e273d00cd76180b589727dcde45 (patch)
tree141aa10e6a63e4cfc013a01fdc950995b22b336a /drivers/gpu/nvgpu/gm20b/gr_gm20b.c
parent5e17dc9419c05188646aeaec93fa83b3f80ac60d (diff)
gpu: nvgpu: add get_sm_hww_warp_esr gr ops
mask_hww_warp_esr gr ops is removed and replaced with get_sm_hww_warp_esr gr ops JIRA GPUT19X-75 Change-Id: I8c7194ca1b0e4fe740a6f8998a02fba846234e9e Signed-off-by: Seema Khowala <seemaj@nvidia.com> Reviewed-on: https://git-master/r/1512218 Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gm20b/gr_gm20b.c')
-rw-r--r--drivers/gpu/nvgpu/gm20b/gr_gm20b.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/gpu/nvgpu/gm20b/gr_gm20b.c b/drivers/gpu/nvgpu/gm20b/gr_gm20b.c
index 5fac9ac8..f3ba11b7 100644
--- a/drivers/gpu/nvgpu/gm20b/gr_gm20b.c
+++ b/drivers/gpu/nvgpu/gm20b/gr_gm20b.c
@@ -1593,7 +1593,6 @@ void gm20b_init_gr(struct gpu_ops *gops)
1593 gops->gr.bpt_reg_info = gr_gm20b_bpt_reg_info; 1593 gops->gr.bpt_reg_info = gr_gm20b_bpt_reg_info;
1594 gops->gr.get_access_map = gr_gm20b_get_access_map; 1594 gops->gr.get_access_map = gr_gm20b_get_access_map;
1595 gops->gr.handle_fecs_error = gk20a_gr_handle_fecs_error; 1595 gops->gr.handle_fecs_error = gk20a_gr_handle_fecs_error;
1596 gops->gr.mask_hww_warp_esr = gk20a_mask_hww_warp_esr;
1597 gops->gr.handle_sm_exception = gr_gk20a_handle_sm_exception; 1596 gops->gr.handle_sm_exception = gr_gk20a_handle_sm_exception;
1598 gops->gr.handle_tex_exception = gr_gk20a_handle_tex_exception; 1597 gops->gr.handle_tex_exception = gr_gk20a_handle_tex_exception;
1599 gops->gr.enable_gpc_exceptions = gk20a_gr_enable_gpc_exceptions; 1598 gops->gr.enable_gpc_exceptions = gk20a_gr_enable_gpc_exceptions;
@@ -1635,4 +1634,5 @@ void gm20b_init_gr(struct gpu_ops *gops)
1635 gops->gr.suspend_all_sms = gk20a_gr_suspend_all_sms; 1634 gops->gr.suspend_all_sms = gk20a_gr_suspend_all_sms;
1636 gops->gr.resume_single_sm = gk20a_gr_resume_single_sm; 1635 gops->gr.resume_single_sm = gk20a_gr_resume_single_sm;
1637 gops->gr.resume_all_sms = gk20a_gr_resume_all_sms; 1636 gops->gr.resume_all_sms = gk20a_gr_resume_all_sms;
1637 gops->gr.get_sm_hww_warp_esr = gk20a_gr_get_sm_hww_warp_esr;
1638} 1638}