summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
diff options
context:
space:
mode:
authorDebarshi Dutta <ddutta@nvidia.com>2017-08-18 06:52:29 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-08-22 06:53:51 -0400
commit81868a187fa3b217368206f17b19309846e8e7fb (patch)
tree2b59e33b61cc6e206f7781f3b4ab44c5c7b6d721 /drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
parent5f010177de985c901c33c914efe70a8498a5974f (diff)
gpu: nvgpu: Nvgpu abstraction for linux barriers.
construct wrapper nvgpu_* methods to replace mb,rmb,wmb,smp_mb,smp_rmb,smp_wmb,read_barrier_depends and smp_read_barrier_depends. NVGPU-122 Change-Id: I8d24dd70fef5cb0fadaacc15f3ab11531667a0df Signed-off-by: Debarshi <ddutta@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1541199 Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Sourab Gupta <sourabg@nvidia.com> Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gm20b/fifo_gm20b.c')
-rw-r--r--drivers/gpu/nvgpu/gm20b/fifo_gm20b.c3
1 files changed, 2 insertions, 1 deletions
diff --git a/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c b/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
index e688c863..8e913f23 100644
--- a/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
+++ b/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
@@ -21,6 +21,7 @@
21#include <nvgpu/timers.h> 21#include <nvgpu/timers.h>
22#include <nvgpu/log.h> 22#include <nvgpu/log.h>
23#include <nvgpu/atomic.h> 23#include <nvgpu/atomic.h>
24#include <nvgpu/barrier.h>
24 25
25#include <nvgpu/hw/gm20b/hw_ccsr_gm20b.h> 26#include <nvgpu/hw/gm20b/hw_ccsr_gm20b.h>
26#include <nvgpu/hw/gm20b/hw_ram_gm20b.h> 27#include <nvgpu/hw/gm20b/hw_ram_gm20b.h>
@@ -50,7 +51,7 @@ void channel_gm20b_bind(struct channel_gk20a *c)
50 (gk20a_readl(g, ccsr_channel_r(c->chid)) & 51 (gk20a_readl(g, ccsr_channel_r(c->chid)) &
51 ~ccsr_channel_enable_set_f(~0)) | 52 ~ccsr_channel_enable_set_f(~0)) |
52 ccsr_channel_enable_set_true_f()); 53 ccsr_channel_enable_set_true_f());
53 wmb(); 54 nvgpu_smp_wmb();
54 nvgpu_atomic_set(&c->bound, true); 55 nvgpu_atomic_set(&c->bound, true);
55} 56}
56 57