summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2015-08-05 14:00:39 -0400
committerTerje Bergstrom <tbergstrom@nvidia.com>2015-10-23 11:30:23 -0400
commit2aead8a72fbe31b5bb99fde54e496752ab224c2d (patch)
treedbe4225e21f4b71e8bb3c70b5b35c10ff3917312 /drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
parent75c09b96b409dfbd495081100e5fa82605651947 (diff)
gpu: nvgpu: Disable only channel at zcull bind
At zcull bind we disable whole GR engine. This is unnecessary, so instead disable only the channel and make sure it's unloaded. Introduces also an API in fifo_gk20a.c to do the channel disable. gr_gk20a_ctx_zcull_setup() was always passed true as last parameter, so remove parameter. Change-Id: I7ae6e101ec7d1ab3f6ee4e9bcc442d23dbd21247 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/787570
Diffstat (limited to 'drivers/gpu/nvgpu/gm20b/fifo_gm20b.c')
-rw-r--r--drivers/gpu/nvgpu/gm20b/fifo_gm20b.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c b/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
index 530df04a..0e736373 100644
--- a/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
+++ b/drivers/gpu/nvgpu/gm20b/fifo_gm20b.c
@@ -109,6 +109,7 @@ void gm20b_init_fifo(struct gpu_ops *gops)
109 gops->fifo.bind_channel = channel_gm20b_bind; 109 gops->fifo.bind_channel = channel_gm20b_bind;
110 gops->fifo.unbind_channel = channel_gk20a_unbind; 110 gops->fifo.unbind_channel = channel_gk20a_unbind;
111 gops->fifo.disable_channel = channel_gk20a_disable; 111 gops->fifo.disable_channel = channel_gk20a_disable;
112 gops->fifo.enable_channel = channel_gk20a_enable;
112 gops->fifo.alloc_inst = channel_gk20a_alloc_inst; 113 gops->fifo.alloc_inst = channel_gk20a_alloc_inst;
113 gops->fifo.free_inst = channel_gk20a_free_inst; 114 gops->fifo.free_inst = channel_gk20a_free_inst;
114 gops->fifo.setup_ramfc = channel_gk20a_setup_ramfc; 115 gops->fifo.setup_ramfc = channel_gk20a_setup_ramfc;