summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
diff options
context:
space:
mode:
authorSupriya <ssharatkumar@nvidia.com>2014-07-24 04:44:32 -0400
committerDan Willemsen <dwillemsen@nvidia.com>2015-03-18 15:10:36 -0400
commite34b945834c4fa0ca7aa50224e8d77fafa5fe7e3 (patch)
treeefaf46994b3fa27a320392b2663e9f9e44a12744 /drivers/gpu/nvgpu/gm20b/acr_gm20b.h
parent44b9d5fdb090444534914a5c492a92d7ecefb0e7 (diff)
nvgpu: new gpmu ucode compatibility
For LS PMU new ucode needs to be used. Ucode has interface header file changes too. This patch also has fixes for pmu dmem copy failure Bug 1509680 Change-Id: I8c7018f889a82104dea590751e650e53e5524a54 Signed-off-by: Supriya <ssharatkumar@nvidia.com> Reviewed-on: http://git-master/r/441734 Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Tested-by: Terje Bergstrom <tbergstrom@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gm20b/acr_gm20b.h')
-rw-r--r--drivers/gpu/nvgpu/gm20b/acr_gm20b.h4
1 files changed, 3 insertions, 1 deletions
diff --git a/drivers/gpu/nvgpu/gm20b/acr_gm20b.h b/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
index 073dc135..b186e489 100644
--- a/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
+++ b/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
@@ -24,7 +24,8 @@
24#define MAX_SUPPORTED_LSFM 2 /*PMU, FECS, GPCCS*/ 24#define MAX_SUPPORTED_LSFM 2 /*PMU, FECS, GPCCS*/
25#define LSF_UCODE_DATA_ALIGNMENT 4096 25#define LSF_UCODE_DATA_ALIGNMENT 4096
26 26
27#define GM20B_PMU_UCODE_IMAGE "gpmu_ucode.bin" 27#define GM20B_PMU_UCODE_IMAGE "gpmu_ucode_image.bin"
28#define GM20B_PMU_UCODE_DESC "gpmu_ucode_desc.bin"
28#define GM20B_HSBIN_PMU_UCODE_IMAGE "acr_ucode.bin" 29#define GM20B_HSBIN_PMU_UCODE_IMAGE "acr_ucode.bin"
29#define GM20B_HSBIN_PMU_BL_UCODE_IMAGE "pmu_bl.bin" 30#define GM20B_HSBIN_PMU_BL_UCODE_IMAGE "pmu_bl.bin"
30 31
@@ -363,6 +364,7 @@ struct acr_gm20b {
363 struct hsflcn_bl_desc *pmu_hsbl_desc; 364 struct hsflcn_bl_desc *pmu_hsbl_desc;
364 struct bin_hdr *hsbin_hdr; 365 struct bin_hdr *hsbin_hdr;
365 struct acr_fw_header *fw_hdr; 366 struct acr_fw_header *fw_hdr;
367 u32 pmu_args;
366}; 368};
367 369
368void gm20b_init_secure_pmu(struct gpu_ops *gops); 370void gm20b_init_secure_pmu(struct gpu_ops *gops);