summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
diff options
context:
space:
mode:
authorMahantesh Kumbar <mkumbar@nvidia.com>2018-09-14 00:07:51 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-09-24 11:11:44 -0400
commit7465926ccdcdad87c22c788fe04fc11961df53ba (patch)
tree9f1ce234cd0319c07a135974e2126484b3c67d81 /drivers/gpu/nvgpu/gm20b/acr_gm20b.h
parenta4065effdca2d16a870d05f1bf8715267635d401 (diff)
gpu:nvgpu: PMU cleanup for ACR
- Removed ACR support code from PMU module - Deleted ACR related ops from pmu ops - Deleted assigning of ACR related ops using pmu ops during HAL init -Removed code related to ACR bootstrap & dependent code for all chips. JIRA NVGPU-1147 Change-Id: I47a851a6b67a9aacde863685537c34566f97dc8d Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1817990 Reviewed-by: svc-misra-checker <svc-misra-checker@nvidia.com> Reviewed-by: Automatic_Commit_Validation_User GVS: Gerrit_Virtual_Submit Reviewed-by: Vijayakumar Subbu <vsubbu@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gm20b/acr_gm20b.h')
-rw-r--r--drivers/gpu/nvgpu/gm20b/acr_gm20b.h5
1 files changed, 0 insertions, 5 deletions
diff --git a/drivers/gpu/nvgpu/gm20b/acr_gm20b.h b/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
index 7c9743ab..329d53b8 100644
--- a/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
+++ b/drivers/gpu/nvgpu/gm20b/acr_gm20b.h
@@ -35,7 +35,6 @@
35 35
36bool gm20b_is_pmu_supported(struct gk20a *g); 36bool gm20b_is_pmu_supported(struct gk20a *g);
37int prepare_ucode_blob(struct gk20a *g); 37int prepare_ucode_blob(struct gk20a *g);
38int gm20b_bootstrap_hs_flcn(struct gk20a *g);
39bool gm20b_is_lazy_bootstrap(u32 falcon_id); 38bool gm20b_is_lazy_bootstrap(u32 falcon_id);
40bool gm20b_is_priv_load(u32 falcon_id); 39bool gm20b_is_priv_load(u32 falcon_id);
41void gm20b_wpr_info(struct gk20a *g, struct wpr_carveout_info *inf); 40void gm20b_wpr_info(struct gk20a *g, struct wpr_carveout_info *inf);
@@ -44,14 +43,10 @@ int gm20b_pmu_populate_loader_cfg(struct gk20a *g,
44 void *lsfm, u32 *p_bl_gen_desc_size); 43 void *lsfm, u32 *p_bl_gen_desc_size);
45int gm20b_flcn_populate_bl_dmem_desc(struct gk20a *g, 44int gm20b_flcn_populate_bl_dmem_desc(struct gk20a *g,
46 void *lsfm, u32 *p_bl_gen_desc_size, u32 falconid); 45 void *lsfm, u32 *p_bl_gen_desc_size, u32 falconid);
47int pmu_wait_for_halt(struct gk20a *g, unsigned int timeout_ms);
48int clear_halt_interrupt_status(struct gk20a *g, unsigned int timeout);
49int gm20b_init_pmu_setup_hw1(struct gk20a *g, void *desc, u32 bl_sz);
50void gm20b_update_lspmu_cmdline_args(struct gk20a *g); 46void gm20b_update_lspmu_cmdline_args(struct gk20a *g);
51void gm20b_setup_apertures(struct gk20a *g); 47void gm20b_setup_apertures(struct gk20a *g);
52 48
53int gm20b_pmu_setup_sw(struct gk20a *g); 49int gm20b_pmu_setup_sw(struct gk20a *g);
54int pmu_exec_gen_bl(struct gk20a *g, void *desc, u8 b_wait_for_halt);
55int gm20b_init_nspmu_setup_hw1(struct gk20a *g); 50int gm20b_init_nspmu_setup_hw1(struct gk20a *g);
56int acr_ucode_patch_sig(struct gk20a *g, 51int acr_ucode_patch_sig(struct gk20a *g,
57 unsigned int *p_img, 52 unsigned int *p_img,