summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/pmu_gk20a.h
diff options
context:
space:
mode:
authorDeepak Nibade <dnibade@nvidia.com>2017-05-23 08:31:43 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-06-15 08:43:48 -0400
commit7d16f7e52c0f8ce8604e992a617a3f98545fcf07 (patch)
treee14b73435e847ddda77b4a72466b6aae44b9ff80 /drivers/gpu/nvgpu/gk20a/pmu_gk20a.h
parenteb8db3e4df159210ca9c7f834dbbc939a5c67a96 (diff)
gpu: nvgpu: use fuse APIs from <nvgpu/fuse.h>
Remove <soc/tegra/fuse.h> includes and include <nvgpu/fuse.h> header to remove direct dependency on platform specific header Use specific APIs like below to read/write fuses nvgpu_tegra_fuse_write_bypass() nvgpu_tegra_fuse_write_opt_gpu_tpc0_disable() Remove old code which was compiled for kernel versions less than 4.4 since we support only k4.4 and greater versions now Jira NVGPU-75 Change-Id: Iddd8e1a8da7effbce2aff217e8e25f7de04962d6 Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: http://git-master/r/1497518 Reviewed-by: Automatic_Commit_Validation_User Reviewed-by: svccoveritychecker <svccoveritychecker@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Bharat Nihalani <bnihalani@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/pmu_gk20a.h')
-rw-r--r--drivers/gpu/nvgpu/gk20a/pmu_gk20a.h5
1 files changed, 0 insertions, 5 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/pmu_gk20a.h b/drivers/gpu/nvgpu/gk20a/pmu_gk20a.h
index 55d6f72c..4a1609d6 100644
--- a/drivers/gpu/nvgpu/gk20a/pmu_gk20a.h
+++ b/drivers/gpu/nvgpu/gk20a/pmu_gk20a.h
@@ -30,11 +30,6 @@ struct nvgpu_firmware;
30 30
31#define ZBC_MASK(i) (~(~(0) << ((i)+1)) & 0xfffe) 31#define ZBC_MASK(i) (~(~(0) << ((i)+1)) & 0xfffe)
32 32
33/*Fuse defines*/
34#if LINUX_VERSION_CODE < KERNEL_VERSION(4, 4, 0)
35#define FUSE_GCPLEX_CONFIG_FUSE_0 0x2C8
36#endif
37
38bool gk20a_pmu_is_interrupted(struct nvgpu_pmu *pmu); 33bool gk20a_pmu_is_interrupted(struct nvgpu_pmu *pmu);
39void gk20a_pmu_isr(struct gk20a *g); 34void gk20a_pmu_isr(struct gk20a *g);
40 35