summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2014-05-22 02:53:51 -0400
committerDan Willemsen <dwillemsen@nvidia.com>2015-03-18 15:09:56 -0400
commit48f0b407f967d73a2301a215bb5c381be3876a20 (patch)
tree05c72e3a3681f3e84daf5f197661721d71d44289 /drivers/gpu/nvgpu/gk20a/gr_gk20a.c
parentd78dca61e0eb92e69e1fa5650c0e946a21a930d2 (diff)
gpu: nvgpu: Add gm20b fecs/gpccs bootloader support
Add support for booting FECS and GPCCS via faster bootloader method. We leave this disabled until the bootloader binaries are checked in. Change-Id: I39df5d116f7a33486407518c743638b01923970d Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/413005
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/gr_gk20a.c')
-rw-r--r--drivers/gpu/nvgpu/gk20a/gr_gk20a.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/gr_gk20a.c b/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
index 46a84fd6..50ca0601 100644
--- a/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/gr_gk20a.c
@@ -2141,10 +2141,10 @@ static void gr_gk20a_load_falcon_with_bootloader(struct gk20a *g)
2141 2141
2142 gr_gk20a_load_falcon_bind_instblk(g); 2142 gr_gk20a_load_falcon_bind_instblk(g);
2143 2143
2144 gr_gk20a_load_ctxsw_ucode_segments(g, addr_base, 2144 g->ops.gr.falcon_load_ucode(g, addr_base,
2145 &g->ctxsw_ucode_info.fecs, 0); 2145 &g->ctxsw_ucode_info.fecs, 0);
2146 2146
2147 gr_gk20a_load_ctxsw_ucode_segments(g, addr_base, 2147 g->ops.gr.falcon_load_ucode(g, addr_base,
2148 &g->ctxsw_ucode_info.gpccs, 2148 &g->ctxsw_ucode_info.gpccs,
2149 gr_gpcs_gpccs_falcon_hwcfg_r() - 2149 gr_gpcs_gpccs_falcon_hwcfg_r() -
2150 gr_fecs_falcon_hwcfg_r()); 2150 gr_fecs_falcon_hwcfg_r());
@@ -6845,4 +6845,5 @@ void gk20a_init_gr(struct gpu_ops *gops)
6845 gops->gr.init_fs_state = gr_gk20a_ctx_state_floorsweep; 6845 gops->gr.init_fs_state = gr_gk20a_ctx_state_floorsweep;
6846 gops->gr.set_hww_esr_report_mask = gr_gk20a_set_hww_esr_report_mask; 6846 gops->gr.set_hww_esr_report_mask = gr_gk20a_set_hww_esr_report_mask;
6847 gops->gr.setup_alpha_beta_tables = gr_gk20a_setup_alpha_beta_tables; 6847 gops->gr.setup_alpha_beta_tables = gr_gk20a_setup_alpha_beta_tables;
6848 gops->gr.falcon_load_ucode = gr_gk20a_load_ctxsw_ucode_segments;
6848} 6849}