summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/gk20a.h
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2018-08-13 15:58:18 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-08-16 13:14:40 -0400
commit974d541623929fa2622d27d5d338a5b63596794b (patch)
treef47a540bf07efd7f6cda68f49d3675c2462d731a /drivers/gpu/nvgpu/gk20a/gk20a.h
parent1e7f229e5d92078f772d4f81893b23504cd847a8 (diff)
gpu: nvgpu: Move ltc HAL to common
Move implementation of ltc HAL to common/ltc. JIRA NVGPU-956 Change-Id: Id78d74e8612d7dacfb8d322d491abecd798e42b5 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1798461 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/gk20a.h')
-rw-r--r--drivers/gpu/nvgpu/gk20a/gk20a.h18
1 files changed, 9 insertions, 9 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/gk20a.h b/drivers/gpu/nvgpu/gk20a/gk20a.h
index 5bb91f62..f802cd56 100644
--- a/drivers/gpu/nvgpu/gk20a/gk20a.h
+++ b/drivers/gpu/nvgpu/gk20a/gk20a.h
@@ -194,6 +194,15 @@ struct gpu_ops {
194 u32 (*cbc_fix_config)(struct gk20a *g, int base); 194 u32 (*cbc_fix_config)(struct gk20a *g, int base);
195 void (*flush)(struct gk20a *g); 195 void (*flush)(struct gk20a *g);
196 void (*intr_en_illegal_compstat)(struct gk20a *g, bool enable); 196 void (*intr_en_illegal_compstat)(struct gk20a *g, bool enable);
197 bool (*pri_is_ltc_addr)(struct gk20a *g, u32 addr);
198 bool (*is_ltcs_ltss_addr)(struct gk20a *g, u32 addr);
199 bool (*is_ltcn_ltss_addr)(struct gk20a *g, u32 addr);
200 void (*split_lts_broadcast_addr)(struct gk20a *g, u32 addr,
201 u32 *priv_addr_table,
202 u32 *priv_addr_table_index);
203 void (*split_ltc_broadcast_addr)(struct gk20a *g, u32 addr,
204 u32 *priv_addr_table,
205 u32 *priv_addr_table_index);
197 } ltc; 206 } ltc;
198 struct { 207 struct {
199 void (*isr_stall)(struct gk20a *g, u32 inst_id, u32 pri_base); 208 void (*isr_stall)(struct gk20a *g, u32 inst_id, u32 pri_base);
@@ -274,15 +283,6 @@ struct gpu_ops {
274 u32 *gpc_num, u32 *tpc_num); 283 u32 *gpc_num, u32 *tpc_num);
275 u32 (*get_tpc_num)(struct gk20a *g, u32 addr); 284 u32 (*get_tpc_num)(struct gk20a *g, u32 addr);
276 u32 (*get_egpc_base)(struct gk20a *g); 285 u32 (*get_egpc_base)(struct gk20a *g);
277 bool (*is_ltcs_ltss_addr)(struct gk20a *g, u32 addr);
278 bool (*is_ltcn_ltss_addr)(struct gk20a *g, u32 addr);
279 bool (*get_lts_in_ltc_shared_base)(void);
280 void (*split_lts_broadcast_addr)(struct gk20a *g, u32 addr,
281 u32 *priv_addr_table,
282 u32 *priv_addr_table_index);
283 void (*split_ltc_broadcast_addr)(struct gk20a *g, u32 addr,
284 u32 *priv_addr_table,
285 u32 *priv_addr_table_index);
286 void (*detect_sm_arch)(struct gk20a *g); 286 void (*detect_sm_arch)(struct gk20a *g);
287 int (*add_zbc_color)(struct gk20a *g, struct gr_gk20a *gr, 287 int (*add_zbc_color)(struct gk20a *g, struct gr_gk20a *gr,
288 struct zbc_entry *color_val, u32 index); 288 struct zbc_entry *color_val, u32 index);