summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/fifo_gk20a.h
diff options
context:
space:
mode:
authorDeepak Nibade <dnibade@nvidia.com>2017-11-08 04:57:14 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2017-11-08 12:09:54 -0500
commit3cb65f57d532d596bfb931f3e4b995004e36a129 (patch)
tree5583ef2ed72a9fdface37011b22f72ae12e78079 /drivers/gpu/nvgpu/gk20a/fifo_gk20a.h
parentc22a5af9137394524f76e1f54b4e48fe92714fec (diff)
gpu: nvgpu: define runlist level in common code
All the runlist levels NVGPU_RUNLIST_INTERLEAVE_LEVEL_* are declared in linux specific uapi header and used in common code But since common code should be linux-independent, move these uses out of common code Define new runlist levels NVGPU_FIFO_RUNLIST_INTERLEAVE_LEVEL_* in common code and use them wherever required Add new API nvgpu_get_common_runlist_level() to get common runlist level of the form NVGPU_FIFO_RUNLIST_INTERLEAVE_LEVEL_* from linux specific runlist level of the form NVGPU_RUNLIST_INTERLEAVE_LEVEL_* Jira NVGPU-259 Change-Id: Ic19239f0f8275683d5d1b981df530acd90e6dfbb Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1594327 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/fifo_gk20a.h')
-rw-r--r--drivers/gpu/nvgpu/gk20a/fifo_gk20a.h7
1 files changed, 7 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/fifo_gk20a.h b/drivers/gpu/nvgpu/gk20a/fifo_gk20a.h
index ea5d55a4..4c967e80 100644
--- a/drivers/gpu/nvgpu/gk20a/fifo_gk20a.h
+++ b/drivers/gpu/nvgpu/gk20a/fifo_gk20a.h
@@ -38,6 +38,13 @@
38struct gk20a_debug_output; 38struct gk20a_debug_output;
39struct mmu_fault_info; 39struct mmu_fault_info;
40 40
41enum {
42 NVGPU_FIFO_RUNLIST_INTERLEAVE_LEVEL_LOW = 0,
43 NVGPU_FIFO_RUNLIST_INTERLEAVE_LEVEL_MEDIUM,
44 NVGPU_FIFO_RUNLIST_INTERLEAVE_LEVEL_HIGH,
45 NVGPU_FIFO_RUNLIST_INTERLEAVE_NUM_LEVELS,
46};
47
41#define MAX_RUNLIST_BUFFERS 2 48#define MAX_RUNLIST_BUFFERS 2
42 49
43#define FIFO_INVAL_ENGINE_ID ((u32)~0) 50#define FIFO_INVAL_ENGINE_ID ((u32)~0)