summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
diff options
context:
space:
mode:
authorDeepak Nibade <dnibade@nvidia.com>2017-11-15 04:34:59 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2017-11-15 11:46:09 -0500
commit3ff666c4b97c5ad869aefe0d9c335c187962c20e (patch)
tree42ad94e7e5b877154a482e07746bb45e6a0b0d6c /drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
parent592a31fd925d84622602b235647e9b50e2d34f47 (diff)
gpu: nvgpu: deprecate TSG/CHANNEL_SET_PRIORITY IOCTLs
TSG/CHANNEL_SET_PRIORITY IOCTLs are deprecated and user space should be using combination of timeslice and interleave levels to decide the priority Hence remove the IOCTLs and all corresponding APIs Jira NVGPU-393 Change-Id: I7cf0785689269536eca0c278c774b0e9e74f8c2f Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1598581 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/fifo_gk20a.c')
-rw-r--r--drivers/gpu/nvgpu/gk20a/fifo_gk20a.c26
1 files changed, 0 insertions, 26 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c b/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
index 1ea7d6b3..648a8c86 100644
--- a/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/fifo_gk20a.c
@@ -3962,32 +3962,6 @@ int gk20a_fifo_set_timeslice(struct channel_gk20a *ch, u32 timeslice)
3962 return channel_gk20a_set_schedule_params(ch); 3962 return channel_gk20a_set_schedule_params(ch);
3963} 3963}
3964 3964
3965int gk20a_fifo_set_priority(struct channel_gk20a *ch, u32 priority)
3966{
3967 if (gk20a_is_channel_marked_as_tsg(ch)) {
3968 nvgpu_err(ch->g, "invalid operation for TSG!");
3969 return -EINVAL;
3970 }
3971
3972 /* set priority of graphics channel */
3973 switch (priority) {
3974 case NVGPU_PRIORITY_LOW:
3975 ch->timeslice_us = ch->g->timeslice_low_priority_us;
3976 break;
3977 case NVGPU_PRIORITY_MEDIUM:
3978 ch->timeslice_us = ch->g->timeslice_medium_priority_us;
3979 break;
3980 case NVGPU_PRIORITY_HIGH:
3981 ch->timeslice_us = ch->g->timeslice_high_priority_us;
3982 break;
3983 default:
3984 pr_err("Unsupported priority");
3985 return -EINVAL;
3986 }
3987
3988 return channel_gk20a_set_schedule_params(ch);
3989}
3990
3991void gk20a_fifo_setup_ramfc_for_privileged_channel(struct channel_gk20a *c) 3965void gk20a_fifo_setup_ramfc_for_privileged_channel(struct channel_gk20a *c)
3992{ 3966{
3993 struct gk20a *g = c->g; 3967 struct gk20a *g = c->g;