summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/ecc_gk20a.h
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2017-11-09 18:12:41 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2017-11-17 19:29:41 -0500
commit9d04e970937657d11620d812c29a5d10828440fc (patch)
tree78d06a0773317241ddfdc9d2b1bc6c871f3175c7 /drivers/gpu/nvgpu/gk20a/ecc_gk20a.h
parent35ae4194a05d47aa6d79353428f81f2ca47ce90f (diff)
gpu: nvgpu: Remove separation of t18x code
Remove separation of t18x specific code and fields and the associated ifdefs. We can build T18x code in always. Change-Id: I4e8eae9c30335632a2da48b418c6138193831b4f Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1595431 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/ecc_gk20a.h')
-rw-r--r--drivers/gpu/nvgpu/gk20a/ecc_gk20a.h24
1 files changed, 18 insertions, 6 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/ecc_gk20a.h b/drivers/gpu/nvgpu/gk20a/ecc_gk20a.h
index f04ff56c..0d1ed5df 100644
--- a/drivers/gpu/nvgpu/gk20a/ecc_gk20a.h
+++ b/drivers/gpu/nvgpu/gk20a/ecc_gk20a.h
@@ -32,9 +32,6 @@ struct gk20a_ecc_stat {
32#endif 32#endif
33}; 33};
34 34
35#ifdef CONFIG_ARCH_TEGRA_18x_SOC
36#include "ecc_t18x.h"
37#endif
38#ifdef CONFIG_TEGRA_19x_GPU 35#ifdef CONFIG_TEGRA_19x_GPU
39#include "ecc_t19x.h" 36#include "ecc_t19x.h"
40#endif 37#endif
@@ -42,15 +39,30 @@ struct gk20a_ecc_stat {
42struct ecc_gk20a { 39struct ecc_gk20a {
43 /* Stats per engine */ 40 /* Stats per engine */
44 struct { 41 struct {
45#ifdef CONFIG_ARCH_TEGRA_18x_SOC 42 struct gk20a_ecc_stat sm_lrf_single_err_count;
46 struct ecc_gr_t18x t18x; 43 struct gk20a_ecc_stat sm_lrf_double_err_count;
47#endif 44
45 struct gk20a_ecc_stat sm_shm_sec_count;
46 struct gk20a_ecc_stat sm_shm_sed_count;
47 struct gk20a_ecc_stat sm_shm_ded_count;
48
49 struct gk20a_ecc_stat tex_total_sec_pipe0_count;
50 struct gk20a_ecc_stat tex_total_ded_pipe0_count;
51 struct gk20a_ecc_stat tex_unique_sec_pipe0_count;
52 struct gk20a_ecc_stat tex_unique_ded_pipe0_count;
53 struct gk20a_ecc_stat tex_total_sec_pipe1_count;
54 struct gk20a_ecc_stat tex_total_ded_pipe1_count;
55 struct gk20a_ecc_stat tex_unique_sec_pipe1_count;
56 struct gk20a_ecc_stat tex_unique_ded_pipe1_count;
57
48#ifdef CONFIG_TEGRA_19x_GPU 58#ifdef CONFIG_TEGRA_19x_GPU
49 struct ecc_gr_t19x t19x; 59 struct ecc_gr_t19x t19x;
50#endif 60#endif
51 } gr; 61 } gr;
52 62
53 struct { 63 struct {
64 struct gk20a_ecc_stat l2_sec_count;
65 struct gk20a_ecc_stat l2_ded_count;
54#ifdef CONFIG_TEGRA_19x_GPU 66#ifdef CONFIG_TEGRA_19x_GPU
55 struct ecc_ltc_t19x t19x; 67 struct ecc_ltc_t19x t19x;
56#endif 68#endif