summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/gk20a/ce2_gk20a.c
diff options
context:
space:
mode:
authorDeepak Nibade <dnibade@nvidia.com>2017-11-15 04:34:59 -0500
committermobile promotions <svcmobile_promotions@nvidia.com>2017-11-15 11:46:09 -0500
commit3ff666c4b97c5ad869aefe0d9c335c187962c20e (patch)
tree42ad94e7e5b877154a482e07746bb45e6a0b0d6c /drivers/gpu/nvgpu/gk20a/ce2_gk20a.c
parent592a31fd925d84622602b235647e9b50e2d34f47 (diff)
gpu: nvgpu: deprecate TSG/CHANNEL_SET_PRIORITY IOCTLs
TSG/CHANNEL_SET_PRIORITY IOCTLs are deprecated and user space should be using combination of timeslice and interleave levels to decide the priority Hence remove the IOCTLs and all corresponding APIs Jira NVGPU-393 Change-Id: I7cf0785689269536eca0c278c774b0e9e74f8c2f Signed-off-by: Deepak Nibade <dnibade@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1598581 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/gk20a/ce2_gk20a.c')
-rw-r--r--drivers/gpu/nvgpu/gk20a/ce2_gk20a.c11
1 files changed, 0 insertions, 11 deletions
diff --git a/drivers/gpu/nvgpu/gk20a/ce2_gk20a.c b/drivers/gpu/nvgpu/gk20a/ce2_gk20a.c
index 04ee84f4..99c518b5 100644
--- a/drivers/gpu/nvgpu/gk20a/ce2_gk20a.c
+++ b/drivers/gpu/nvgpu/gk20a/ce2_gk20a.c
@@ -427,7 +427,6 @@ void gk20a_ce_suspend(struct gk20a *g)
427/* CE app utility functions */ 427/* CE app utility functions */
428u32 gk20a_ce_create_context(struct gk20a *g, 428u32 gk20a_ce_create_context(struct gk20a *g,
429 int runlist_id, 429 int runlist_id,
430 int priority,
431 int timeslice, 430 int timeslice,
432 int runlist_level) 431 int runlist_level)
433{ 432{
@@ -507,16 +506,6 @@ u32 gk20a_ce_create_context(struct gk20a *g,
507 506
508 memset(ce_ctx->cmd_buf_mem.cpu_va, 0x00, ce_ctx->cmd_buf_mem.size); 507 memset(ce_ctx->cmd_buf_mem.cpu_va, 0x00, ce_ctx->cmd_buf_mem.size);
509 508
510 /* -1 means default channel priority */
511 if (priority != -1) {
512 err = gk20a_fifo_set_priority(ce_ctx->ch, priority);
513 if (err) {
514 nvgpu_err(g,
515 "ce: could not set the channel priority for CE context");
516 goto end;
517 }
518 }
519
520 /* -1 means default channel timeslice value */ 509 /* -1 means default channel timeslice value */
521 if (timeslice != -1) { 510 if (timeslice != -1) {
522 err = gk20a_fifo_set_timeslice(ce_ctx->ch, timeslice); 511 err = gk20a_fifo_set_timeslice(ce_ctx->ch, timeslice);