summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/common/pmu
diff options
context:
space:
mode:
authorVaikundanathan S <vaikuns@nvidia.com>2018-04-23 07:22:43 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-05-14 10:03:05 -0400
commit85f9729af4a05057b0d9f1e48542f6f9e3acecab (patch)
tree5bcda1f9213dfd1a6e5ec032e1a3098d5cd78281 /drivers/gpu/nvgpu/common/pmu
parenta51eb9da021c2934e196c5d8be04551703e6bb5b (diff)
gpu: nvgpu: vf inject changes
- Added vf change inject support for gv10x - Updated clk_pmu_vf_inject() to fill required data for pascal or volta vf change inject support - Added new ctrl clk interface for gv10x clk domain list - Added pmu interface for gv10x clk domain list & vf change inject request - Modified clk cmd, msg & RPC id's to match with chips_a_23609936 branch Bug 200399373 Change-Id: Ib9dc10073386f63bdfd92110c7ec3e09b1c484ce Signed-off-by: Vaikundanathan S <vaikuns@nvidia.com> Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1700746 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/common/pmu')
-rw-r--r--drivers/gpu/nvgpu/common/pmu/pmu_fw.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/common/pmu/pmu_fw.c b/drivers/gpu/nvgpu/common/pmu/pmu_fw.c
index c610c391..2dc2dba1 100644
--- a/drivers/gpu/nvgpu/common/pmu/pmu_fw.c
+++ b/drivers/gpu/nvgpu/common/pmu/pmu_fw.c
@@ -1309,6 +1309,8 @@ static int nvgpu_init_pmu_fw_ver_ops(struct nvgpu_pmu *pmu)
1309 nvgpu_clk_get_vbios_clk_domain_gv10x; 1309 nvgpu_clk_get_vbios_clk_domain_gv10x;
1310 g->ops.pmu_ver.clk.clk_avfs_get_vin_cal_data = 1310 g->ops.pmu_ver.clk.clk_avfs_get_vin_cal_data =
1311 clk_avfs_get_vin_cal_fuse_v20; 1311 clk_avfs_get_vin_cal_fuse_v20;
1312 g->ops.pmu_ver.clk.clk_vf_change_inject_data_fill =
1313 nvgpu_clk_vf_change_inject_data_fill_gv10x;
1312 } else { 1314 } else {
1313 g->ops.pmu_ver.get_pmu_init_msg_pmu_queue_params = 1315 g->ops.pmu_ver.get_pmu_init_msg_pmu_queue_params =
1314 get_pmu_init_msg_pmu_queue_params_v4; 1316 get_pmu_init_msg_pmu_queue_params_v4;
@@ -1478,6 +1480,8 @@ static int nvgpu_init_pmu_fw_ver_ops(struct nvgpu_pmu *pmu)
1478 nvgpu_clk_get_vbios_clk_domain_gp10x; 1480 nvgpu_clk_get_vbios_clk_domain_gp10x;
1479 g->ops.pmu_ver.clk.clk_avfs_get_vin_cal_data = 1481 g->ops.pmu_ver.clk.clk_avfs_get_vin_cal_data =
1480 clk_avfs_get_vin_cal_fuse_v10; 1482 clk_avfs_get_vin_cal_fuse_v10;
1483 g->ops.pmu_ver.clk.clk_vf_change_inject_data_fill =
1484 nvgpu_clk_vf_change_inject_data_fill_gp10x;
1481 break; 1485 break;
1482 case APP_VERSION_GM20B: 1486 case APP_VERSION_GM20B:
1483 g->ops.pmu_ver.pg_cmd_eng_buf_load_size = 1487 g->ops.pmu_ver.pg_cmd_eng_buf_load_size =