summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/common/pmu
diff options
context:
space:
mode:
authorVaikundanathan S <vaikuns@nvidia.com>2018-04-03 05:41:58 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-05-04 09:09:47 -0400
commit65a362c01a1adc567fa176113dfeb1834777926d (patch)
tree74c85f3b2c2b0ec880bc6ecb5980caf9effde880 /drivers/gpu/nvgpu/common/pmu
parent010439ba08891ce97c53c239b5bb8c4a2f5b5f01 (diff)
gpu: nvgpu: Update clk_vin interface as per chips_a
clk_vin data structures updated as new calibration type (v20) is added. GP106 header does not have vin calibration type. Assuming V10 if calibration type is not V20. Add fuse calibration for V20 type. Bug 200399373 Change-Id: I9449de1ecb0d0873f3bc16f46660f93fab5b9eac Signed-off-by: Vaikundanathan S <vaikuns@nvidia.com> Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1687591 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/common/pmu')
-rw-r--r--drivers/gpu/nvgpu/common/pmu/pmu_fw.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/common/pmu/pmu_fw.c b/drivers/gpu/nvgpu/common/pmu/pmu_fw.c
index 4dd6a21e..c95f5880 100644
--- a/drivers/gpu/nvgpu/common/pmu/pmu_fw.c
+++ b/drivers/gpu/nvgpu/common/pmu/pmu_fw.c
@@ -1307,6 +1307,8 @@ static int nvgpu_init_pmu_fw_ver_ops(struct nvgpu_pmu *pmu)
1307 nvgpu_volt_send_load_cmd_to_pmu_gv10x; 1307 nvgpu_volt_send_load_cmd_to_pmu_gv10x;
1308 g->ops.pmu_ver.clk.get_vbios_clk_domain = 1308 g->ops.pmu_ver.clk.get_vbios_clk_domain =
1309 nvgpu_clk_get_vbios_clk_domain_gv10x; 1309 nvgpu_clk_get_vbios_clk_domain_gv10x;
1310 g->ops.pmu_ver.clk.clk_avfs_get_vin_cal_data =
1311 clk_avfs_get_vin_cal_fuse_v20;
1310 } else { 1312 } else {
1311 g->ops.pmu_ver.get_pmu_init_msg_pmu_queue_params = 1313 g->ops.pmu_ver.get_pmu_init_msg_pmu_queue_params =
1312 get_pmu_init_msg_pmu_queue_params_v4; 1314 get_pmu_init_msg_pmu_queue_params_v4;
@@ -1474,6 +1476,8 @@ static int nvgpu_init_pmu_fw_ver_ops(struct nvgpu_pmu *pmu)
1474 nvgpu_volt_send_load_cmd_to_pmu_gp10x; 1476 nvgpu_volt_send_load_cmd_to_pmu_gp10x;
1475 g->ops.pmu_ver.clk.get_vbios_clk_domain = 1477 g->ops.pmu_ver.clk.get_vbios_clk_domain =
1476 nvgpu_clk_get_vbios_clk_domain_gp10x; 1478 nvgpu_clk_get_vbios_clk_domain_gp10x;
1479 g->ops.pmu_ver.clk.clk_avfs_get_vin_cal_data =
1480 clk_avfs_get_vin_cal_fuse_v10;
1477 break; 1481 break;
1478 case APP_VERSION_GM20B: 1482 case APP_VERSION_GM20B:
1479 g->ops.pmu_ver.pg_cmd_eng_buf_load_size = 1483 g->ops.pmu_ver.pg_cmd_eng_buf_load_size =