summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/common/linux/driver_common.c
diff options
context:
space:
mode:
authorKonsta Holtta <kholtta@nvidia.com>2017-06-05 10:40:44 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-06-06 14:05:03 -0400
commit80197d2c9daa8e2320cc0b15741904eb3c1b9ba7 (patch)
treef6c5d33058f59df536860b4b1209950a63dda5be /drivers/gpu/nvgpu/common/linux/driver_common.c
parent26487b82df0c6604cc40fd6480f7ad7ed4e3efb0 (diff)
gpu: nvgpu: split vidmem_is_vidmem
As the vidmem_is_vidmem flag has got two separate meanings in one bit, split it in two bits into the enabled() API: Add NVGPU_MM_HONORS_APERTURE bit, which is the same as vidmem_is_vidmem with its original meaning, and use it to test which aperture bits to write to hardware. Add NVGPU_MM_UNIFIED_MEMORY bit, which has the opposite meaning: that the GPU shares the SoC memory. When this flag is false, the GPU has its own local video memory. Jira NVGPU-86 Change-Id: I2d0bed3b1ede5a712be99323d3035b154bb23c3a Signed-off-by: Konsta Holtta <kholtta@nvidia.com> Reviewed-on: http://git-master/r/1496080 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/common/linux/driver_common.c')
-rw-r--r--drivers/gpu/nvgpu/common/linux/driver_common.c6
1 files changed, 4 insertions, 2 deletions
diff --git a/drivers/gpu/nvgpu/common/linux/driver_common.c b/drivers/gpu/nvgpu/common/linux/driver_common.c
index f85016d4..bd9a4e77 100644
--- a/drivers/gpu/nvgpu/common/linux/driver_common.c
+++ b/drivers/gpu/nvgpu/common/linux/driver_common.c
@@ -133,8 +133,10 @@ static void nvgpu_init_mm_vars(struct gk20a *g)
133 133
134 g->mm.bypass_smmu = platform->bypass_smmu; 134 g->mm.bypass_smmu = platform->bypass_smmu;
135 g->mm.disable_bigpage = platform->disable_bigpage; 135 g->mm.disable_bigpage = platform->disable_bigpage;
136 g->mm.vidmem_is_vidmem = platform->vidmem_is_vidmem; 136 __nvgpu_set_enabled(g, NVGPU_MM_HONORS_APERTURE,
137 137 platform->honors_aperture);
138 __nvgpu_set_enabled(g, NVGPU_MM_UNIFIED_MEMORY,
139 platform->unified_memory);
138 __nvgpu_set_enabled(g, NVGPU_MM_UNIFY_ADDRESS_SPACES, 140 __nvgpu_set_enabled(g, NVGPU_MM_UNIFY_ADDRESS_SPACES,
139 platform->unify_address_spaces); 141 platform->unify_address_spaces);
140 142