gpu: nvgpu: Move fuse HAL to common

Move implementation of fuse HAL to common/fuse. Also implements new
fuse query functions for FBIO, FBP, TPC floorsweeping and security
fuses.

JIRA NVGPU-957

Change-Id: I55e256a4f1b59d50a721d4942907f70dc57467c4
Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1797177

6 files changed, 577 insertions, 0 deletions

diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.c b/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.c
new file mode 100644
index 00000000..c790e297
--- /dev/null
+++ b/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.c
@@ -0,0 +1,126 @@
+/*
+ * GM20B FUSE
+ *
+ * Copyright (c) 2017-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ */
+
+#include <nvgpu/types.h>
+#include <nvgpu/fuse.h>
+#include <nvgpu/enabled.h>
+#include <nvgpu/io.h>
+
+#include "gk20a/gk20a.h"
+
+#include "fuse_gm20b.h"
+
+#include <nvgpu/hw/gm20b/hw_fuse_gm20b.h>
+
+int gm20b_fuse_check_priv_security(struct gk20a *g)
+{
+        u32 gcplex_config;
+
+        if (nvgpu_is_enabled(g, NVGPU_IS_FMODEL)) {
+                __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, true);
+                __nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, false);
+                nvgpu_log(g, gpu_dbg_info, "priv sec is enabled in fmodel");
+                return 0;
+        }
+
+        if (nvgpu_tegra_fuse_read_gcplex_config_fuse(g, &gcplex_config)) {
+                nvgpu_err(g, "err reading gcplex config fuse, check fuse clk");
+                return -EINVAL;
+        }
+
+        __nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, false);
+
+        if (gk20a_readl(g, fuse_opt_priv_sec_en_r())) {
+                /*
+                 * all falcons have to boot in LS mode and this needs
+                 * wpr_enabled set to 1 and vpr_auto_fetch_disable
+                 * set to 0. In this case gmmu tries to pull wpr
+                 * and vpr settings from tegra mc
+                 */
+                __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, true);
+                if ((gcplex_config &
+                         GCPLEX_CONFIG_WPR_ENABLED_MASK) &&
+                        !(gcplex_config &
+                                GCPLEX_CONFIG_VPR_AUTO_FETCH_DISABLE_MASK)) {
+                        if (gk20a_readl(g, fuse_opt_sec_debug_en_r()))
+                                nvgpu_log(g, gpu_dbg_info,
+                                                "gcplex_config = 0x%08x, "
+                                                "secure mode: ACR debug",
+                                                gcplex_config);
+                        else
+                                nvgpu_log(g, gpu_dbg_info,
+                                                "gcplex_config = 0x%08x, "
+                                                "secure mode: ACR non debug",
+                                                gcplex_config);
+                } else {
+                        nvgpu_err(g, "gcplex_config = 0x%08x "
+                                "invalid wpr_enabled/vpr_auto_fetch_disable "
+                                "with priv_sec_en", gcplex_config);
+                        /* do not try to boot GPU */
+                        return -EINVAL;
+                }
+        } else {
+                __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, false);
+                nvgpu_log(g, gpu_dbg_info,
+                                "gcplex_config = 0x%08x, non secure mode",
+                                gcplex_config);
+        }
+
+        return 0;
+}
+
+u32 gm20b_fuse_status_opt_fbio(struct gk20a *g)
+{
+        return nvgpu_readl(g, fuse_status_opt_fbio_r());
+}
+
+u32 gm20b_fuse_status_opt_fbp(struct gk20a *g)
+{
+        return nvgpu_readl(g, fuse_status_opt_fbp_r());
+}
+
+u32 gm20b_fuse_status_opt_rop_l2_fbp(struct gk20a *g, u32 fbp)
+{
+        return nvgpu_readl(g, fuse_status_opt_rop_l2_fbp_r(fbp));
+}
+
+u32 gm20b_fuse_status_opt_tpc_gpc(struct gk20a *g, u32 gpc)
+{
+        return nvgpu_readl(g, fuse_status_opt_tpc_gpc_r(gpc));
+}
+
+void gm20b_fuse_ctrl_opt_tpc_gpc(struct gk20a *g, u32 gpc, u32 val)
+{
+        nvgpu_writel(g, fuse_ctrl_opt_tpc_gpc_r(gpc), val);
+}
+
+u32 gm20b_fuse_opt_sec_debug_en(struct gk20a *g)
+{
+        return nvgpu_readl(g, fuse_opt_sec_debug_en_r());
+}
+
+u32 gm20b_fuse_opt_priv_sec_en(struct gk20a *g)
+{
+        return gk20a_readl(g, fuse_opt_priv_sec_en_r());
+}
diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h b/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h
new file mode 100644
index 00000000..5e2d194b
--- /dev/null
+++ b/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h
@@ -0,0 +1,44 @@
+/*
+ * GM20B FUSE
+ *
+ * Copyright (c) 2017, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ */
+
+#ifndef _NVGPU_GM20B_FUSE
+#define _NVGPU_GM20B_FUSE
+
+#define GCPLEX_CONFIG_VPR_AUTO_FETCH_DISABLE_MASK       ((u32)(1 << 0))
+#define GCPLEX_CONFIG_VPR_ENABLED_MASK                  ((u32)(1 << 1))
+#define GCPLEX_CONFIG_WPR_ENABLED_MASK                  ((u32)(1 << 2))
+
+
+struct gk20a;
+
+int gm20b_fuse_check_priv_security(struct gk20a *g);
+u32 gm20b_fuse_status_opt_fbio(struct gk20a *g);
+u32 gm20b_fuse_status_opt_fbp(struct gk20a *g);
+u32 gm20b_fuse_status_opt_rop_l2_fbp(struct gk20a *g, u32 fbp);
+u32 gm20b_fuse_status_opt_tpc_gpc(struct gk20a *g, u32 gpc);
+void gm20b_fuse_ctrl_opt_tpc_gpc(struct gk20a *g, u32 gpc, u32 val);
+u32 gm20b_fuse_opt_sec_debug_en(struct gk20a *g);
+u32 gm20b_fuse_opt_priv_sec_en(struct gk20a *g);
+
+#endif
diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gp106.c b/drivers/gpu/nvgpu/common/fuse/fuse_gp106.c
new file mode 100644
index 00000000..17951e27
--- /dev/null
+++ b/drivers/gpu/nvgpu/common/fuse/fuse_gp106.c
@@ -0,0 +1,230 @@
+/*
+ * GP106 FUSE
+ *
+ * Copyright (c) 2017-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ */
+
+#include <nvgpu/enabled.h>
+#include <nvgpu/io.h>
+
+#include "gk20a/gk20a.h"
+
+#include "fuse_gp106.h"
+
+#include <nvgpu/hw/gp106/hw_fuse_gp106.h>
+
+int gp106_fuse_check_priv_security(struct gk20a *g)
+{
+        __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, true);
+        __nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, true);
+
+        return 0;
+}
+
+u32 gp106_fuse_read_vin_cal_fuse_rev(struct gk20a *g)
+{
+        return fuse_vin_cal_fuse_rev_data_v(
+                gk20a_readl(g, fuse_vin_cal_fuse_rev_r()));
+}
+
+u32 gp106_fuse_read_vin_cal_slope_intercept_fuse(struct gk20a *g,
+                                             u32 vin_id, u32 *slope,
+                                             u32 *intercept)
+{
+        u32 data = 0;
+        u32 interceptdata = 0;
+        u32 slopedata = 0;
+        u32 gpc0data;
+        u32 gpc0slopedata;
+        u32 gpc0interceptdata;
+
+        /* read gpc0 irrespective of vin id */
+        gpc0data = gk20a_readl(g, fuse_vin_cal_gpc0_r());
+        if (gpc0data == 0xFFFFFFFF)
+                return -EINVAL;
+
+        switch (vin_id) {
+        case CTRL_CLK_VIN_ID_GPC0:
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC1:
+                data = gk20a_readl(g, fuse_vin_cal_gpc1_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC2:
+                data = gk20a_readl(g, fuse_vin_cal_gpc2_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC3:
+                data = gk20a_readl(g, fuse_vin_cal_gpc3_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC4:
+                data = gk20a_readl(g, fuse_vin_cal_gpc4_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC5:
+                data = gk20a_readl(g, fuse_vin_cal_gpc5_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_SYS:
+        case CTRL_CLK_VIN_ID_XBAR:
+        case CTRL_CLK_VIN_ID_LTC:
+                data = gk20a_readl(g, fuse_vin_cal_shared_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_SRAM:
+                data = gk20a_readl(g, fuse_vin_cal_sram_delta_r());
+                break;
+
+        default:
+                return -EINVAL;
+        }
+        if (data == 0xFFFFFFFF)
+                return -EINVAL;
+
+        gpc0interceptdata = (fuse_vin_cal_gpc0_icpt_int_data_v(gpc0data) <<
+                             fuse_vin_cal_gpc0_icpt_frac_data_s()) +
+                            fuse_vin_cal_gpc0_icpt_frac_data_v(gpc0data);
+        gpc0interceptdata = (gpc0interceptdata * 1000U) >>
+                            fuse_vin_cal_gpc0_icpt_frac_data_s();
+
+        switch (vin_id) {
+        case CTRL_CLK_VIN_ID_GPC0:
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC1:
+        case CTRL_CLK_VIN_ID_GPC2:
+        case CTRL_CLK_VIN_ID_GPC3:
+        case CTRL_CLK_VIN_ID_GPC4:
+        case CTRL_CLK_VIN_ID_GPC5:
+        case CTRL_CLK_VIN_ID_SYS:
+        case CTRL_CLK_VIN_ID_XBAR:
+        case CTRL_CLK_VIN_ID_LTC:
+                interceptdata = (fuse_vin_cal_gpc1_delta_icpt_int_data_v(data) <<
+                                 fuse_vin_cal_gpc1_delta_icpt_frac_data_s()) +
+                                fuse_vin_cal_gpc1_delta_icpt_frac_data_v(data);
+                interceptdata = (interceptdata * 1000U) >>
+                                fuse_vin_cal_gpc1_delta_icpt_frac_data_s();
+                break;
+
+        case CTRL_CLK_VIN_ID_SRAM:
+                interceptdata = (fuse_vin_cal_sram_delta_icpt_int_data_v(data) <<
+                                 fuse_vin_cal_sram_delta_icpt_frac_data_s()) +
+                                fuse_vin_cal_sram_delta_icpt_frac_data_v(data);
+                interceptdata = (interceptdata * 1000U) >>
+                                fuse_vin_cal_sram_delta_icpt_frac_data_s();
+                break;
+
+        default:
+                return -EINVAL;
+        }
+
+        if (fuse_vin_cal_gpc1_delta_icpt_sign_data_v(data))
+                *intercept = gpc0interceptdata - interceptdata;
+        else
+                *intercept = gpc0interceptdata + interceptdata;
+
+        /* slope */
+        gpc0slopedata = (fuse_vin_cal_gpc0_slope_int_data_v(gpc0data) <<
+                             fuse_vin_cal_gpc0_slope_frac_data_s()) +
+                            fuse_vin_cal_gpc0_slope_frac_data_v(gpc0data);
+        gpc0slopedata = (gpc0slopedata * 1000U) >>
+                            fuse_vin_cal_gpc0_slope_frac_data_s();
+        switch (vin_id) {
+        case CTRL_CLK_VIN_ID_GPC0:
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC1:
+        case CTRL_CLK_VIN_ID_GPC2:
+        case CTRL_CLK_VIN_ID_GPC3:
+        case CTRL_CLK_VIN_ID_GPC4:
+        case CTRL_CLK_VIN_ID_GPC5:
+        case CTRL_CLK_VIN_ID_SYS:
+        case CTRL_CLK_VIN_ID_XBAR:
+        case CTRL_CLK_VIN_ID_LTC:
+        case CTRL_CLK_VIN_ID_SRAM:
+                slopedata =
+                        (fuse_vin_cal_gpc1_delta_slope_int_data_v(data)) * 1000;
+                break;
+
+        default:
+                return -EINVAL;
+        }
+
+        if (fuse_vin_cal_gpc1_delta_slope_sign_data_v(data))
+                *slope = gpc0slopedata - slopedata;
+        else
+                *slope = gpc0slopedata + slopedata;
+        return 0;
+}
+
+u32 gp106_fuse_read_vin_cal_gain_offset_fuse(struct gk20a *g,
+                                             u32 vin_id, s8 *gain,
+                                             s8 *offset)
+{
+        u32 data = 0;
+
+        switch (vin_id) {
+        case CTRL_CLK_VIN_ID_GPC0:
+                data = gk20a_readl(g, fuse_vin_cal_gpc0_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC1:
+                data = gk20a_readl(g, fuse_vin_cal_gpc1_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC2:
+                data = gk20a_readl(g, fuse_vin_cal_gpc2_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC3:
+                data = gk20a_readl(g, fuse_vin_cal_gpc3_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC4:
+                data = gk20a_readl(g, fuse_vin_cal_gpc4_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_GPC5:
+                data = gk20a_readl(g, fuse_vin_cal_gpc5_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_SYS:
+        case CTRL_CLK_VIN_ID_XBAR:
+        case CTRL_CLK_VIN_ID_LTC:
+                data = gk20a_readl(g, fuse_vin_cal_shared_delta_r());
+                break;
+
+        case CTRL_CLK_VIN_ID_SRAM:
+                data = gk20a_readl(g, fuse_vin_cal_sram_delta_r());
+                break;
+
+        default:
+                return -EINVAL;
+        }
+        if (data == 0xFFFFFFFF)
+                return -EINVAL;
+        *gain = (s8) (data >> 16) & 0x1f;
+        *offset = (s8) data & 0x7f;
+
+        return 0;
+}
diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gp106.h b/drivers/gpu/nvgpu/common/fuse/fuse_gp106.h
new file mode 100644
index 00000000..f014ee8c
--- /dev/null
+++ b/drivers/gpu/nvgpu/common/fuse/fuse_gp106.h
@@ -0,0 +1,39 @@
+/*
+ * GP106 FUSE
+ *
+ * Copyright (c) 2017, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ */
+
+#ifndef _NVGPU_GP106_FUSE
+#define _NVGPU_GP106_FUSE
+
+struct gk20a;
+
+int gp106_fuse_check_priv_security(struct gk20a *g);
+u32 gp106_fuse_read_vin_cal_fuse_rev(struct gk20a *g);
+u32 gp106_fuse_read_vin_cal_slope_intercept_fuse(struct gk20a *g,
+                                             u32 vin_id, u32 *slope,
+                                             u32 *intercept);
+u32 gp106_fuse_read_vin_cal_gain_offset_fuse(struct gk20a *g,
+                                             u32 vin_id, s8 *gain,
+                                             s8 *offset);
+
+#endif
diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gp10b.c b/drivers/gpu/nvgpu/common/fuse/fuse_gp10b.c
new file mode 100644
index 00000000..3a26e1b9
--- /dev/null
+++ b/drivers/gpu/nvgpu/common/fuse/fuse_gp10b.c
@@ -0,0 +1,104 @@
+/*
+ * GP10B FUSE
+ *
+ * Copyright (c) 2017-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ */
+
+#include <nvgpu/types.h>
+#include <nvgpu/fuse.h>
+#include <nvgpu/enabled.h>
+#include <nvgpu/io.h>
+
+#include "gk20a/gk20a.h"
+
+#include "fuse_gm20b.h"
+#include "fuse_gp10b.h"
+
+#include <nvgpu/hw/gp10b/hw_fuse_gp10b.h>
+
+int gp10b_fuse_check_priv_security(struct gk20a *g)
+{
+        u32 gcplex_config;
+
+        if (nvgpu_is_enabled(g, NVGPU_IS_FMODEL)) {
+                __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, false);
+                __nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, false);
+                nvgpu_log(g, gpu_dbg_info, "priv sec is disabled in fmodel");
+                return 0;
+        }
+
+        if (nvgpu_tegra_fuse_read_gcplex_config_fuse(g, &gcplex_config)) {
+                nvgpu_err(g, "err reading gcplex config fuse, check fuse clk");
+                return -EINVAL;
+        }
+
+        if (gk20a_readl(g, fuse_opt_priv_sec_en_r())) {
+                /*
+                 * all falcons have to boot in LS mode and this needs
+                 * wpr_enabled set to 1 and vpr_auto_fetch_disable
+                 * set to 0. In this case gmmu tries to pull wpr
+                 * and vpr settings from tegra mc
+                 */
+                __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, true);
+                __nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, true);
+                if ((gcplex_config &
+                         GCPLEX_CONFIG_WPR_ENABLED_MASK) &&
+                        !(gcplex_config &
+                                GCPLEX_CONFIG_VPR_AUTO_FETCH_DISABLE_MASK)) {
+                        if (gk20a_readl(g, fuse_opt_sec_debug_en_r()))
+                                nvgpu_log(g, gpu_dbg_info,
+                                                "gcplex_config = 0x%08x, "
+                                                "secure mode: ACR debug",
+                                                gcplex_config);
+                        else
+                                nvgpu_log(g, gpu_dbg_info,
+                                                "gcplex_config = 0x%08x, "
+                                                "secure mode: ACR non debug",
+                                                gcplex_config);
+
+                } else {
+                        nvgpu_err(g, "gcplex_config = 0x%08x "
+                                "invalid wpr_enabled/vpr_auto_fetch_disable "
+                                "with priv_sec_en", gcplex_config);
+                        /* do not try to boot GPU */
+                        return -EINVAL;
+                }
+        } else {
+                __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, false);
+                __nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, false);
+                nvgpu_log(g, gpu_dbg_info,
+                                "gcplex_config = 0x%08x, non secure mode",
+                                gcplex_config);
+        }
+
+        return 0;
+}
+
+bool gp10b_fuse_is_opt_ecc_enable(struct gk20a *g)
+{
+        return gk20a_readl(g, fuse_opt_ecc_en_r()) != 0U;
+}
+
+bool gp10b_fuse_is_opt_feature_override_disable(struct gk20a *g)
+{
+        return gk20a_readl(g,
+                        fuse_opt_feature_fuses_override_disable_r()) != 0U;
+}
diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gp10b.h b/drivers/gpu/nvgpu/common/fuse/fuse_gp10b.h
new file mode 100644
index 00000000..d9037e22
--- /dev/null
+++ b/drivers/gpu/nvgpu/common/fuse/fuse_gp10b.h
@@ -0,0 +1,34 @@
+/*
+ * GP10B FUSE
+ *
+ * Copyright (c) 2017-2018, NVIDIA CORPORATION.  All rights reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in
+ * all copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ */
+
+#ifndef _NVGPU_GP10B_FUSE
+#define _NVGPU_GP10B_FUSE
+
+struct gk20a;
+
+int gp10b_fuse_check_priv_security(struct gk20a *g);
+bool gp10b_fuse_is_opt_ecc_enable(struct gk20a *g);
+bool gp10b_fuse_is_opt_feature_override_disable(struct gk20a *g);
+
+#endif