summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/common/fuse/fuse_gp106.c
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2018-08-10 17:09:36 -0400
committerBo Yan <byan@nvidia.com>2018-08-20 14:00:59 -0400
commit227c6f7b7a499dd58e0db6859736cfe586ef0897 (patch)
treed354f8422647021693aefefa5124d865c29ecd32 /drivers/gpu/nvgpu/common/fuse/fuse_gp106.c
parent9e69e0cf978b53706f55ffb873e3966b4bb3a7a8 (diff)
gpu: nvgpu: Move fuse HAL to common
Move implementation of fuse HAL to common/fuse. Also implements new fuse query functions for FBIO, FBP, TPC floorsweeping and security fuses. JIRA NVGPU-957 Change-Id: I55e256a4f1b59d50a721d4942907f70dc57467c4 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1797177
Diffstat (limited to 'drivers/gpu/nvgpu/common/fuse/fuse_gp106.c')
-rw-r--r--drivers/gpu/nvgpu/common/fuse/fuse_gp106.c230
1 files changed, 230 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gp106.c b/drivers/gpu/nvgpu/common/fuse/fuse_gp106.c
new file mode 100644
index 00000000..17951e27
--- /dev/null
+++ b/drivers/gpu/nvgpu/common/fuse/fuse_gp106.c
@@ -0,0 +1,230 @@
1/*
2 * GP106 FUSE
3 *
4 * Copyright (c) 2017-2018, NVIDIA CORPORATION. All rights reserved.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included in
14 * all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
23 */
24
25#include <nvgpu/enabled.h>
26#include <nvgpu/io.h>
27
28#include "gk20a/gk20a.h"
29
30#include "fuse_gp106.h"
31
32#include <nvgpu/hw/gp106/hw_fuse_gp106.h>
33
34int gp106_fuse_check_priv_security(struct gk20a *g)
35{
36 __nvgpu_set_enabled(g, NVGPU_SEC_PRIVSECURITY, true);
37 __nvgpu_set_enabled(g, NVGPU_SEC_SECUREGPCCS, true);
38
39 return 0;
40}
41
42u32 gp106_fuse_read_vin_cal_fuse_rev(struct gk20a *g)
43{
44 return fuse_vin_cal_fuse_rev_data_v(
45 gk20a_readl(g, fuse_vin_cal_fuse_rev_r()));
46}
47
48u32 gp106_fuse_read_vin_cal_slope_intercept_fuse(struct gk20a *g,
49 u32 vin_id, u32 *slope,
50 u32 *intercept)
51{
52 u32 data = 0;
53 u32 interceptdata = 0;
54 u32 slopedata = 0;
55 u32 gpc0data;
56 u32 gpc0slopedata;
57 u32 gpc0interceptdata;
58
59 /* read gpc0 irrespective of vin id */
60 gpc0data = gk20a_readl(g, fuse_vin_cal_gpc0_r());
61 if (gpc0data == 0xFFFFFFFF)
62 return -EINVAL;
63
64 switch (vin_id) {
65 case CTRL_CLK_VIN_ID_GPC0:
66 break;
67
68 case CTRL_CLK_VIN_ID_GPC1:
69 data = gk20a_readl(g, fuse_vin_cal_gpc1_delta_r());
70 break;
71
72 case CTRL_CLK_VIN_ID_GPC2:
73 data = gk20a_readl(g, fuse_vin_cal_gpc2_delta_r());
74 break;
75
76 case CTRL_CLK_VIN_ID_GPC3:
77 data = gk20a_readl(g, fuse_vin_cal_gpc3_delta_r());
78 break;
79
80 case CTRL_CLK_VIN_ID_GPC4:
81 data = gk20a_readl(g, fuse_vin_cal_gpc4_delta_r());
82 break;
83
84 case CTRL_CLK_VIN_ID_GPC5:
85 data = gk20a_readl(g, fuse_vin_cal_gpc5_delta_r());
86 break;
87
88 case CTRL_CLK_VIN_ID_SYS:
89 case CTRL_CLK_VIN_ID_XBAR:
90 case CTRL_CLK_VIN_ID_LTC:
91 data = gk20a_readl(g, fuse_vin_cal_shared_delta_r());
92 break;
93
94 case CTRL_CLK_VIN_ID_SRAM:
95 data = gk20a_readl(g, fuse_vin_cal_sram_delta_r());
96 break;
97
98 default:
99 return -EINVAL;
100 }
101 if (data == 0xFFFFFFFF)
102 return -EINVAL;
103
104 gpc0interceptdata = (fuse_vin_cal_gpc0_icpt_int_data_v(gpc0data) <<
105 fuse_vin_cal_gpc0_icpt_frac_data_s()) +
106 fuse_vin_cal_gpc0_icpt_frac_data_v(gpc0data);
107 gpc0interceptdata = (gpc0interceptdata * 1000U) >>
108 fuse_vin_cal_gpc0_icpt_frac_data_s();
109
110 switch (vin_id) {
111 case CTRL_CLK_VIN_ID_GPC0:
112 break;
113
114 case CTRL_CLK_VIN_ID_GPC1:
115 case CTRL_CLK_VIN_ID_GPC2:
116 case CTRL_CLK_VIN_ID_GPC3:
117 case CTRL_CLK_VIN_ID_GPC4:
118 case CTRL_CLK_VIN_ID_GPC5:
119 case CTRL_CLK_VIN_ID_SYS:
120 case CTRL_CLK_VIN_ID_XBAR:
121 case CTRL_CLK_VIN_ID_LTC:
122 interceptdata = (fuse_vin_cal_gpc1_delta_icpt_int_data_v(data) <<
123 fuse_vin_cal_gpc1_delta_icpt_frac_data_s()) +
124 fuse_vin_cal_gpc1_delta_icpt_frac_data_v(data);
125 interceptdata = (interceptdata * 1000U) >>
126 fuse_vin_cal_gpc1_delta_icpt_frac_data_s();
127 break;
128
129 case CTRL_CLK_VIN_ID_SRAM:
130 interceptdata = (fuse_vin_cal_sram_delta_icpt_int_data_v(data) <<
131 fuse_vin_cal_sram_delta_icpt_frac_data_s()) +
132 fuse_vin_cal_sram_delta_icpt_frac_data_v(data);
133 interceptdata = (interceptdata * 1000U) >>
134 fuse_vin_cal_sram_delta_icpt_frac_data_s();
135 break;
136
137 default:
138 return -EINVAL;
139 }
140
141 if (fuse_vin_cal_gpc1_delta_icpt_sign_data_v(data))
142 *intercept = gpc0interceptdata - interceptdata;
143 else
144 *intercept = gpc0interceptdata + interceptdata;
145
146 /* slope */
147 gpc0slopedata = (fuse_vin_cal_gpc0_slope_int_data_v(gpc0data) <<
148 fuse_vin_cal_gpc0_slope_frac_data_s()) +
149 fuse_vin_cal_gpc0_slope_frac_data_v(gpc0data);
150 gpc0slopedata = (gpc0slopedata * 1000U) >>
151 fuse_vin_cal_gpc0_slope_frac_data_s();
152 switch (vin_id) {
153 case CTRL_CLK_VIN_ID_GPC0:
154 break;
155
156 case CTRL_CLK_VIN_ID_GPC1:
157 case CTRL_CLK_VIN_ID_GPC2:
158 case CTRL_CLK_VIN_ID_GPC3:
159 case CTRL_CLK_VIN_ID_GPC4:
160 case CTRL_CLK_VIN_ID_GPC5:
161 case CTRL_CLK_VIN_ID_SYS:
162 case CTRL_CLK_VIN_ID_XBAR:
163 case CTRL_CLK_VIN_ID_LTC:
164 case CTRL_CLK_VIN_ID_SRAM:
165 slopedata =
166 (fuse_vin_cal_gpc1_delta_slope_int_data_v(data)) * 1000;
167 break;
168
169 default:
170 return -EINVAL;
171 }
172
173 if (fuse_vin_cal_gpc1_delta_slope_sign_data_v(data))
174 *slope = gpc0slopedata - slopedata;
175 else
176 *slope = gpc0slopedata + slopedata;
177 return 0;
178}
179
180u32 gp106_fuse_read_vin_cal_gain_offset_fuse(struct gk20a *g,
181 u32 vin_id, s8 *gain,
182 s8 *offset)
183{
184 u32 data = 0;
185
186 switch (vin_id) {
187 case CTRL_CLK_VIN_ID_GPC0:
188 data = gk20a_readl(g, fuse_vin_cal_gpc0_r());
189 break;
190
191 case CTRL_CLK_VIN_ID_GPC1:
192 data = gk20a_readl(g, fuse_vin_cal_gpc1_delta_r());
193 break;
194
195 case CTRL_CLK_VIN_ID_GPC2:
196 data = gk20a_readl(g, fuse_vin_cal_gpc2_delta_r());
197 break;
198
199 case CTRL_CLK_VIN_ID_GPC3:
200 data = gk20a_readl(g, fuse_vin_cal_gpc3_delta_r());
201 break;
202
203 case CTRL_CLK_VIN_ID_GPC4:
204 data = gk20a_readl(g, fuse_vin_cal_gpc4_delta_r());
205 break;
206
207 case CTRL_CLK_VIN_ID_GPC5:
208 data = gk20a_readl(g, fuse_vin_cal_gpc5_delta_r());
209 break;
210
211 case CTRL_CLK_VIN_ID_SYS:
212 case CTRL_CLK_VIN_ID_XBAR:
213 case CTRL_CLK_VIN_ID_LTC:
214 data = gk20a_readl(g, fuse_vin_cal_shared_delta_r());
215 break;
216
217 case CTRL_CLK_VIN_ID_SRAM:
218 data = gk20a_readl(g, fuse_vin_cal_sram_delta_r());
219 break;
220
221 default:
222 return -EINVAL;
223 }
224 if (data == 0xFFFFFFFF)
225 return -EINVAL;
226 *gain = (s8) (data >> 16) & 0x1f;
227 *offset = (s8) data & 0x7f;
228
229 return 0;
230}
generated by cgit v1.2.2 (git 2.25.0) at 2024-07-07 14:46:23 -0400