diff options
author | smadhavan <smadhavan@nvidia.com> | 2018-09-14 00:51:53 -0400 |
---|---|---|
committer | mobile promotions <svcmobile_promotions@nvidia.com> | 2018-09-25 00:17:39 -0400 |
commit | 75e59e40045c6fbf93c5b828d8a12ba84b573585 (patch) | |
tree | 849405a26ee469bad7914882027ee4d2bce4bbc9 /drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h | |
parent | f93565c51fb465aebc34dc52fd704ba038c917f7 (diff) |
nvgpu: common: MISRA Rule 21.2 header guard fixes
MISRA rule 21.2 doesn't allow the use of macro names which start with
an underscore. These leading underscores are to be removed from the
macro names. This patch will fix such violations in common directory
by renaming them to follow the convention,
'NVGPU_PARENT-DIR_HEADER-NAME' when there is no keyword repetition
between file name and directory or 'NVGPU_HEADER-NAME' when there
is repetition.
JIRA NVGPU-1028
Change-Id: Idf10f6b179cfd96bfb8ab8e9e2bf79c26591905d
Signed-off-by: smadhavan <smadhavan@nvidia.com>
Reviewed-on: https://git-master.nvidia.com/r/1809086
Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com>
Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h')
-rw-r--r-- | drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h b/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h index b22499ad..a543a1e5 100644 --- a/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h +++ b/drivers/gpu/nvgpu/common/fuse/fuse_gm20b.h | |||
@@ -1,7 +1,7 @@ | |||
1 | /* | 1 | /* |
2 | * GM20B FUSE | 2 | * GM20B FUSE |
3 | * | 3 | * |
4 | * Copyright (c) 2017, NVIDIA CORPORATION. All rights reserved. | 4 | * Copyright (c) 2017-2018, NVIDIA CORPORATION. All rights reserved. |
5 | * | 5 | * |
6 | * Permission is hereby granted, free of charge, to any person obtaining a | 6 | * Permission is hereby granted, free of charge, to any person obtaining a |
7 | * copy of this software and associated documentation files (the "Software"), | 7 | * copy of this software and associated documentation files (the "Software"), |
@@ -22,8 +22,8 @@ | |||
22 | * DEALINGS IN THE SOFTWARE. | 22 | * DEALINGS IN THE SOFTWARE. |
23 | */ | 23 | */ |
24 | 24 | ||
25 | #ifndef _NVGPU_GM20B_FUSE | 25 | #ifndef NVGPU_FUSE_GM20B_H |
26 | #define _NVGPU_GM20B_FUSE | 26 | #define NVGPU_FUSE_GM20B_H |
27 | 27 | ||
28 | #define GCPLEX_CONFIG_VPR_AUTO_FETCH_DISABLE_MASK ((u32)(1 << 0)) | 28 | #define GCPLEX_CONFIG_VPR_AUTO_FETCH_DISABLE_MASK ((u32)(1 << 0)) |
29 | #define GCPLEX_CONFIG_VPR_ENABLED_MASK ((u32)(1 << 1)) | 29 | #define GCPLEX_CONFIG_VPR_ENABLED_MASK ((u32)(1 << 1)) |
@@ -42,4 +42,4 @@ void gm20b_fuse_ctrl_opt_tpc_gpc(struct gk20a *g, u32 gpc, u32 val); | |||
42 | u32 gm20b_fuse_opt_sec_debug_en(struct gk20a *g); | 42 | u32 gm20b_fuse_opt_sec_debug_en(struct gk20a *g); |
43 | u32 gm20b_fuse_opt_priv_sec_en(struct gk20a *g); | 43 | u32 gm20b_fuse_opt_priv_sec_en(struct gk20a *g); |
44 | 44 | ||
45 | #endif | 45 | #endif /* NVGPU_FUSE_GM20B_H */ |