summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h
diff options
context:
space:
mode:
authorVinod G <vinodg@nvidia.com>2018-05-18 19:38:55 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-05-24 07:38:06 -0400
commit0f81c5616b04dea9772f490636d0a1959a42774e (patch)
tree6272bffd42d076d14739843fd50ec12ab582029b /drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h
parentd9128f697c41a61c02fa7511ecb1f8bbf0e081a2 (diff)
gpu: nvgpu: Code updates for MISRA violations
Regenerated the gating_reglist.c files for various chips after fixing the script for MISRA C-2012 violations Rule 15.5: Multiple points of exit detected Rule 15.6: "if" body without compound statement Rule 10.3: Implicit conversions of 64bit to 32bit int Rule 7.2: Const must be declared with "U" Rule 5.7: Tags with name xxx already declared Add preprocessor conditional gaurds in gating_reglist header files JIRA NVGPU-671 JIRA NVGPU-656 JIRA NVGPU-688 JIRA NVGPU-686 JIRA NVGPU-644 Change-Id: Ie5a688cb8c39f072d2a15d86fb0ee0f2039a2cf1 Signed-off-by: Vinod G <vinodg@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1724444 Reviewed-by: svc-mobile-coverity <svc-mobile-coverity@nvidia.com> GVS: Gerrit_Virtual_Submit Reviewed-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h')
-rw-r--r--drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h13
1 files changed, 6 insertions, 7 deletions
diff --git a/drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h b/drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h
index 557f5689..0c8c3b55 100644
--- a/drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h
+++ b/drivers/gpu/nvgpu/common/clock_gating/gm20b_gating_reglist.h
@@ -1,7 +1,5 @@
1/* 1/*
2 * drivers/video/tegra/host/gm20b/gm20b_gating_reglist.h 2 * Copyright (c) 2014-2018, NVIDIA Corporation. All rights reserved.
3 *
4 * Copyright (c) 2014-2015, NVIDIA Corporation. All rights reserved.
5 * 3 *
6 * Permission is hereby granted, free of charge, to any person obtaining a 4 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"), 5 * copy of this software and associated documentation files (the "Software"),
@@ -20,11 +18,12 @@
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING 18 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER 19 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE. 20 * DEALINGS IN THE SOFTWARE.
23 *
24 * This file is autogenerated. Do not edit.
25 */ 21 */
26 22
27#include "gk20a/gk20a.h" 23#ifndef GM20B_GATING_REGLIST_H
24#define GM20B_GATING_REGLIST_H
25
26struct gk20a;
28 27
29void gm20b_slcg_bus_load_gating_prod(struct gk20a *g, 28void gm20b_slcg_bus_load_gating_prod(struct gk20a *g,
30 bool prod); 29 bool prod);
@@ -97,4 +96,4 @@ void gm20b_blcg_xbar_load_gating_prod(struct gk20a *g,
97 96
98void gr_gm20b_pg_gr_load_gating_prod(struct gk20a *g, 97void gr_gm20b_pg_gr_load_gating_prod(struct gk20a *g,
99 bool prod); 98 bool prod);
100 99#endif /* GM20B_GATING_REGLIST_H */