summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/clk/clk_domain.c
diff options
context:
space:
mode:
authorTerje Bergstrom <tbergstrom@nvidia.com>2017-04-06 15:17:26 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2017-04-07 16:48:24 -0400
commit1add126551309a323ae422be41c9db2203bbe112 (patch)
treed9a620ca88a3c73c0f3dc0f7079ea4d3c24eb075 /drivers/gpu/nvgpu/clk/clk_domain.c
parent86ecddf68734e4a938eda351f4dde11ab507de3f (diff)
gpu: nvgpu: clk: Use new error macros
gk20a_err() and gk20a_warn() require a struct device pointer, which is not portable across operating systems. The new nvgpu_err() and nvgpu_warn() macros take struct gk20a pointer. Convert code to use the more portable macros. JIRA NVGPU-16 Change-Id: I58bb9e2fb7e5b18f74fbb92b70150cce97968fc3 Signed-off-by: Terje Bergstrom <tbergstrom@nvidia.com> Reviewed-on: http://git-master/r/1457347 Reviewed-by: Alex Waterman <alexw@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/clk/clk_domain.c')
-rw-r--r--drivers/gpu/nvgpu/clk/clk_domain.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/drivers/gpu/nvgpu/clk/clk_domain.c b/drivers/gpu/nvgpu/clk/clk_domain.c
index 2a614f55..c784bdb4 100644
--- a/drivers/gpu/nvgpu/clk/clk_domain.c
+++ b/drivers/gpu/nvgpu/clk/clk_domain.c
@@ -81,7 +81,7 @@ static u32 _clk_domains_pmudatainit_3x(struct gk20a *g,
81 81
82 status = boardobjgrp_pmudatainit_e32(g, pboardobjgrp, pboardobjgrppmu); 82 status = boardobjgrp_pmudatainit_e32(g, pboardobjgrp, pboardobjgrppmu);
83 if (status) { 83 if (status) {
84 gk20a_err(dev_from_gk20a(g), 84 nvgpu_err(g,
85 "error updating pmu boardobjgrp for clk domain 0x%x", 85 "error updating pmu boardobjgrp for clk domain 0x%x",
86 status); 86 status);
87 goto done; 87 goto done;
@@ -142,7 +142,7 @@ u32 clk_domain_sw_setup(struct gk20a *g)
142 142
143 status = boardobjgrpconstruct_e32(&g->clk_pmu.clk_domainobjs.super); 143 status = boardobjgrpconstruct_e32(&g->clk_pmu.clk_domainobjs.super);
144 if (status) { 144 if (status) {
145 gk20a_err(dev_from_gk20a(g), 145 nvgpu_err(g,
146 "error creating boardobjgrp for clk domain, status - 0x%x", 146 "error creating boardobjgrp for clk domain, status - 0x%x",
147 status); 147 status);
148 goto done; 148 goto done;
@@ -156,7 +156,7 @@ u32 clk_domain_sw_setup(struct gk20a *g)
156 status = BOARDOBJGRP_PMU_CMD_GRP_SET_CONSTRUCT(g, pboardobjgrp, 156 status = BOARDOBJGRP_PMU_CMD_GRP_SET_CONSTRUCT(g, pboardobjgrp,
157 clk, CLK, clk_domain, CLK_DOMAIN); 157 clk, CLK, clk_domain, CLK_DOMAIN);
158 if (status) { 158 if (status) {
159 gk20a_err(dev_from_gk20a(g), 159 nvgpu_err(g,
160 "error constructing PMU_BOARDOBJ_CMD_GRP_SET interface - 0x%x", 160 "error constructing PMU_BOARDOBJ_CMD_GRP_SET interface - 0x%x",
161 status); 161 status);
162 goto done; 162 goto done;
@@ -379,7 +379,7 @@ static u32 devinit_get_clocks_table(struct gk20a *g,
379 break; 379 break;
380 380
381 default: 381 default:
382 gk20a_err(dev_from_gk20a(g), 382 nvgpu_err(g,
383 "error reading clock domain entry %d", index); 383 "error reading clock domain entry %d", index);
384 status = -EINVAL; 384 status = -EINVAL;
385 goto done; 385 goto done;
@@ -388,7 +388,7 @@ static u32 devinit_get_clocks_table(struct gk20a *g,
388 pclkdomain_dev = construct_clk_domain(g, 388 pclkdomain_dev = construct_clk_domain(g,
389 (void *)&clk_domain_data); 389 (void *)&clk_domain_data);
390 if (pclkdomain_dev == NULL) { 390 if (pclkdomain_dev == NULL) {
391 gk20a_err(dev_from_gk20a(g), 391 nvgpu_err(g,
392 "unable to construct clock domain boardobj for %d", 392 "unable to construct clock domain boardobj for %d",
393 index); 393 index);
394 status = -EINVAL; 394 status = -EINVAL;
@@ -397,7 +397,7 @@ static u32 devinit_get_clocks_table(struct gk20a *g,
397 status = boardobjgrp_objinsert(&pclkdomainobjs->super.super, 397 status = boardobjgrp_objinsert(&pclkdomainobjs->super.super,
398 (struct boardobj *)pclkdomain_dev, index); 398 (struct boardobj *)pclkdomain_dev, index);
399 if (status) { 399 if (status) {
400 gk20a_err(dev_from_gk20a(g), 400 nvgpu_err(g,
401 "unable to insert clock domain boardobj for %d", index); 401 "unable to insert clock domain boardobj for %d", index);
402 status = -EINVAL; 402 status = -EINVAL;
403 goto done; 403 goto done;
@@ -1097,7 +1097,7 @@ u32 clk_domain_clk_prog_link(struct gk20a *g, struct clk_pmupstate *pclk)
1097 struct clk_domain *, pdomain, i) { 1097 struct clk_domain *, pdomain, i) {
1098 status = pdomain->clkdomainclkproglink(g, pclk, pdomain); 1098 status = pdomain->clkdomainclkproglink(g, pclk, pdomain);
1099 if (status) { 1099 if (status) {
1100 gk20a_err(dev_from_gk20a(g), 1100 nvgpu_err(g,
1101 "error flattening VF for CLK DOMAIN - 0x%x", 1101 "error flattening VF for CLK DOMAIN - 0x%x",
1102 pdomain->domain); 1102 pdomain->domain);
1103 goto done; 1103 goto done;