summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/nvgpu/clk/clk.h
diff options
context:
space:
mode:
authorVaikundanathan S <vaikuns@nvidia.com>2018-04-23 07:22:43 -0400
committermobile promotions <svcmobile_promotions@nvidia.com>2018-05-14 10:03:05 -0400
commit85f9729af4a05057b0d9f1e48542f6f9e3acecab (patch)
tree5bcda1f9213dfd1a6e5ec032e1a3098d5cd78281 /drivers/gpu/nvgpu/clk/clk.h
parenta51eb9da021c2934e196c5d8be04551703e6bb5b (diff)
gpu: nvgpu: vf inject changes
- Added vf change inject support for gv10x - Updated clk_pmu_vf_inject() to fill required data for pascal or volta vf change inject support - Added new ctrl clk interface for gv10x clk domain list - Added pmu interface for gv10x clk domain list & vf change inject request - Modified clk cmd, msg & RPC id's to match with chips_a_23609936 branch Bug 200399373 Change-Id: Ib9dc10073386f63bdfd92110c7ec3e09b1c484ce Signed-off-by: Vaikundanathan S <vaikuns@nvidia.com> Signed-off-by: Mahantesh Kumbar <mkumbar@nvidia.com> Reviewed-on: https://git-master.nvidia.com/r/1700746 Reviewed-by: mobile promotions <svcmobile_promotions@nvidia.com> Tested-by: mobile promotions <svcmobile_promotions@nvidia.com>
Diffstat (limited to 'drivers/gpu/nvgpu/clk/clk.h')
-rw-r--r--drivers/gpu/nvgpu/clk/clk.h6
1 files changed, 6 insertions, 0 deletions
diff --git a/drivers/gpu/nvgpu/clk/clk.h b/drivers/gpu/nvgpu/clk/clk.h
index a19e2e77..019a1c11 100644
--- a/drivers/gpu/nvgpu/clk/clk.h
+++ b/drivers/gpu/nvgpu/clk/clk.h
@@ -127,4 +127,10 @@ u32 clk_domain_get_f_points(
127int clk_get_fll_clks(struct gk20a *g, struct set_fll_clk *fllclk); 127int clk_get_fll_clks(struct gk20a *g, struct set_fll_clk *fllclk);
128int clk_set_fll_clks(struct gk20a *g, struct set_fll_clk *fllclk); 128int clk_set_fll_clks(struct gk20a *g, struct set_fll_clk *fllclk);
129int clk_pmu_freq_controller_load(struct gk20a *g, bool bload, u8 bit_idx); 129int clk_pmu_freq_controller_load(struct gk20a *g, bool bload, u8 bit_idx);
130u32 nvgpu_clk_vf_change_inject_data_fill_gv10x(struct gk20a *g,
131 struct nv_pmu_clk_rpc *rpccall,
132 struct set_fll_clk *setfllclk);
133u32 nvgpu_clk_vf_change_inject_data_fill_gp10x(struct gk20a *g,
134 struct nv_pmu_clk_rpc *rpccall,
135 struct set_fll_clk *setfllclk);
130#endif 136#endif