1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
|
/*
* Copyright (c) 2016-2018, NVIDIA CORPORATION. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#include <nvgpu/bios.h>
#include <nvgpu/gk20a.h>
#include "pwrdev.h"
#include "boardobj/boardobjgrp.h"
#include "boardobj/boardobjgrp_e32.h"
#include "gp106/bios_gp106.h"
static int _pwr_device_pmudata_instget(struct gk20a *g,
struct nv_pmu_boardobjgrp *pmuboardobjgrp,
struct nv_pmu_boardobj **ppboardobjpmudata,
u8 idx)
{
struct nv_pmu_pmgr_pwr_device_desc_table *ppmgrdevice =
(struct nv_pmu_pmgr_pwr_device_desc_table *)pmuboardobjgrp;
nvgpu_log_info(g, " ");
/*check whether pmuboardobjgrp has a valid boardobj in index*/
if (((u32)BIT(idx) &
ppmgrdevice->hdr.data.super.obj_mask.super.data[0]) == 0U) {
return -EINVAL;
}
*ppboardobjpmudata = (struct nv_pmu_boardobj *)
&ppmgrdevice->devices[idx].data.board_obj;
nvgpu_log_info(g, " Done");
return 0;
}
static int _pwr_domains_pmudatainit_ina3221(struct gk20a *g,
struct boardobj *board_obj_ptr,
struct nv_pmu_boardobj *ppmudata)
{
struct nv_pmu_pmgr_pwr_device_desc_ina3221 *ina3221_desc;
struct pwr_device_ina3221 *ina3221;
int status = 0;
u32 indx;
status = boardobj_pmudatainit_super(g, board_obj_ptr, ppmudata);
if (status) {
nvgpu_err(g,
"error updating pmu boardobjgrp for pwr domain 0x%x",
status);
goto done;
}
ina3221 = (struct pwr_device_ina3221 *)board_obj_ptr;
ina3221_desc = (struct nv_pmu_pmgr_pwr_device_desc_ina3221 *) ppmudata;
ina3221_desc->super.power_corr_factor = ina3221->super.power_corr_factor;
ina3221_desc->i2c_dev_idx = ina3221->super.i2c_dev_idx;
ina3221_desc->configuration = ina3221->configuration;
ina3221_desc->mask_enable = ina3221->mask_enable;
/* configure NV_PMU_THERM_EVENT_EXT_OVERT */
ina3221_desc->event_mask = (1 << 0);
ina3221_desc->curr_correct_m = ina3221->curr_correct_m;
ina3221_desc->curr_correct_b = ina3221->curr_correct_b;
for (indx = 0; indx < NV_PMU_PMGR_PWR_DEVICE_INA3221_CH_NUM; indx++) {
ina3221_desc->r_shuntm_ohm[indx] = ina3221->r_shuntm_ohm[indx];
}
done:
return status;
}
static struct boardobj *construct_pwr_device(struct gk20a *g,
void *pargs, u16 pargs_size, u8 type)
{
struct boardobj *board_obj_ptr = NULL;
int status;
u32 indx;
struct pwr_device_ina3221 *pwrdev;
struct pwr_device_ina3221 *ina3221 = (struct pwr_device_ina3221*)pargs;
status = boardobj_construct_super(g, &board_obj_ptr,
pargs_size, pargs);
if (status) {
return NULL;
}
pwrdev = (struct pwr_device_ina3221*)board_obj_ptr;
/* Set Super class interfaces */
board_obj_ptr->pmudatainit = _pwr_domains_pmudatainit_ina3221;
pwrdev->super.power_rail = ina3221->super.power_rail;
pwrdev->super.i2c_dev_idx = ina3221->super.i2c_dev_idx;
pwrdev->super.power_corr_factor = (1 << 12);
pwrdev->super.bIs_inforom_config = false;
/* Set INA3221-specific information */
pwrdev->configuration = ina3221->configuration;
pwrdev->mask_enable = ina3221->mask_enable;
pwrdev->gpio_function = ina3221->gpio_function;
pwrdev->curr_correct_m = ina3221->curr_correct_m;
pwrdev->curr_correct_b = ina3221->curr_correct_b;
for (indx = 0; indx < NV_PMU_PMGR_PWR_DEVICE_INA3221_CH_NUM; indx++) {
pwrdev->r_shuntm_ohm[indx] = ina3221->r_shuntm_ohm[indx];
}
nvgpu_log_info(g, " Done");
return board_obj_ptr;
}
static int devinit_get_pwr_device_table(struct gk20a *g,
struct pwr_devices *ppwrdeviceobjs)
{
int status = 0;
u8 *pwr_device_table_ptr = NULL;
u8 *curr_pwr_device_table_ptr = NULL;
struct boardobj *boardobj;
struct pwr_sensors_2x_header pwr_sensor_table_header = { 0 };
struct pwr_sensors_2x_entry pwr_sensor_table_entry = { 0 };
u32 index;
u32 obj_index = 0;
u16 pwr_device_size;
union {
struct boardobj boardobj;
struct pwr_device pwrdev;
struct pwr_device_ina3221 ina3221;
} pwr_device_data;
nvgpu_log_info(g, " ");
pwr_device_table_ptr = (u8 *)nvgpu_bios_get_perf_table_ptrs(g,
g->bios.perf_token, POWER_SENSORS_TABLE);
if (pwr_device_table_ptr == NULL) {
status = -EINVAL;
goto done;
}
memcpy(&pwr_sensor_table_header, pwr_device_table_ptr,
VBIOS_POWER_SENSORS_2X_HEADER_SIZE_08);
if (pwr_sensor_table_header.version !=
VBIOS_POWER_SENSORS_VERSION_2X) {
status = -EINVAL;
goto done;
}
if (pwr_sensor_table_header.header_size <
VBIOS_POWER_SENSORS_2X_HEADER_SIZE_08) {
status = -EINVAL;
goto done;
}
if (pwr_sensor_table_header.table_entry_size !=
VBIOS_POWER_SENSORS_2X_ENTRY_SIZE_15) {
status = -EINVAL;
goto done;
}
curr_pwr_device_table_ptr = (pwr_device_table_ptr +
VBIOS_POWER_SENSORS_2X_HEADER_SIZE_08);
for (index = 0; index < pwr_sensor_table_header.num_table_entries; index++) {
bool use_fxp8_8 = false;
u8 i2c_dev_idx;
u8 device_type;
curr_pwr_device_table_ptr += (pwr_sensor_table_header.table_entry_size * index);
pwr_sensor_table_entry.flags0 = *curr_pwr_device_table_ptr;
memcpy(&pwr_sensor_table_entry.class_param0,
(curr_pwr_device_table_ptr + 1),
(VBIOS_POWER_SENSORS_2X_ENTRY_SIZE_15 - 1U));
device_type = (u8)BIOS_GET_FIELD(
pwr_sensor_table_entry.flags0,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_FLAGS0_CLASS);
if (device_type == NV_VBIOS_POWER_SENSORS_2X_ENTRY_FLAGS0_CLASS_I2C) {
i2c_dev_idx = (u8)BIOS_GET_FIELD(
pwr_sensor_table_entry.class_param0,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_CLASS_PARAM0_I2C_INDEX);
use_fxp8_8 = (u8)BIOS_GET_FIELD(
pwr_sensor_table_entry.class_param0,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_CLASS_PARAM0_I2C_USE_FXP8_8);
pwr_device_data.ina3221.super.i2c_dev_idx = i2c_dev_idx;
pwr_device_data.ina3221.r_shuntm_ohm[0].use_fxp8_8 = use_fxp8_8;
pwr_device_data.ina3221.r_shuntm_ohm[1].use_fxp8_8 = use_fxp8_8;
pwr_device_data.ina3221.r_shuntm_ohm[2].use_fxp8_8 = use_fxp8_8;
pwr_device_data.ina3221.r_shuntm_ohm[0].rshunt_value =
(u16)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param0,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM0_INA3221_RSHUNT0_MOHM);
pwr_device_data.ina3221.r_shuntm_ohm[1].rshunt_value =
(u16)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param0,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM0_INA3221_RSHUNT1_MOHM);
pwr_device_data.ina3221.r_shuntm_ohm[2].rshunt_value =
(u16)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param1,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM1_INA3221_RSHUNT2_MOHM);
pwr_device_data.ina3221.configuration =
(u16)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param1,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM1_INA3221_CONFIGURATION);
pwr_device_data.ina3221.mask_enable =
(u16)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param2,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM2_INA3221_MASKENABLE);
pwr_device_data.ina3221.gpio_function =
(u8)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param2,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM2_INA3221_GPIOFUNCTION);
pwr_device_data.ina3221.curr_correct_m =
(u16)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param3,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM3_INA3221_CURR_CORRECT_M);
pwr_device_data.ina3221.curr_correct_b =
(u16)BIOS_GET_FIELD(
pwr_sensor_table_entry.sensor_param3,
NV_VBIOS_POWER_SENSORS_2X_ENTRY_SENSOR_PARAM3_INA3221_CURR_CORRECT_B);
if (!pwr_device_data.ina3221.curr_correct_m) {
pwr_device_data.ina3221.curr_correct_m = (1 << 12);
}
pwr_device_size = sizeof(struct pwr_device_ina3221);
} else {
continue;
}
pwr_device_data.boardobj.type = CTRL_PMGR_PWR_DEVICE_TYPE_INA3221;
pwr_device_data.pwrdev.power_rail = (u8)0;
boardobj = construct_pwr_device(g, &pwr_device_data,
pwr_device_size, pwr_device_data.boardobj.type);
if (!boardobj) {
nvgpu_err(g,
"unable to create pwr device for %d type %d", index, pwr_device_data.boardobj.type);
status = -EINVAL;
goto done;
}
status = boardobjgrp_objinsert(&ppwrdeviceobjs->super.super,
boardobj, obj_index);
if (status) {
nvgpu_err(g,
"unable to insert pwr device boardobj for %d", index);
status = -EINVAL;
goto done;
}
++obj_index;
}
done:
nvgpu_log_info(g, " done status %x", status);
return status;
}
int pmgr_device_sw_setup(struct gk20a *g)
{
int status;
struct boardobjgrp *pboardobjgrp = NULL;
struct pwr_devices *ppwrdeviceobjs;
/* Construct the Super Class and override the Interfaces */
status = boardobjgrpconstruct_e32(g, &g->pmgr_pmu.pmgr_deviceobjs.super);
if (status) {
nvgpu_err(g,
"error creating boardobjgrp for pmgr devices, status - 0x%x",
status);
goto done;
}
pboardobjgrp = &g->pmgr_pmu.pmgr_deviceobjs.super.super;
ppwrdeviceobjs = &(g->pmgr_pmu.pmgr_deviceobjs);
/* Override the Interfaces */
pboardobjgrp->pmudatainstget = _pwr_device_pmudata_instget;
status = devinit_get_pwr_device_table(g, ppwrdeviceobjs);
if (status) {
goto done;
}
done:
nvgpu_log_info(g, " done status %x", status);
return status;
}
|
