summaryrefslogtreecommitdiffstats
path: root/extra.h
diff options
context:
space:
mode:
Diffstat (limited to 'extra.h')
-rw-r--r--extra.h27
1 files changed, 3 insertions, 24 deletions
diff --git a/extra.h b/extra.h
index 30940df..0d700ab 100644
--- a/extra.h
+++ b/extra.h
@@ -29,7 +29,7 @@ extern int sched_getcpu();
29#include <sys/syscall.h> 29#include <sys/syscall.h>
30#endif 30#endif
31 31
32#define LITMUS 0 32#define LITMUS 1
33#define MC2 0 33#define MC2 0
34#define MMDC_PROF 0 34#define MMDC_PROF 0
35 35
@@ -200,20 +200,6 @@ static void _rt_load_params_itrl(int argc, char **argv) {
200 perror("Unable to migrate to specified CPU"); \ 200 perror("Unable to migrate to specified CPU"); \
201 exit(1); \ 201 exit(1); \
202 } \ 202 } \
203 struct reservation_config res; \
204 res.id = gettid(); \
205 res.cpu = cpu; \
206 res.priority = LITMUS_HIGHEST_PRIORITY; \
207 /* we take over half the CPU time (these are ns) */ \
208 res.polling_params.budget = ms2ns(3000); \
209 res.polling_params.period = ms2ns(3000); \
210 res.polling_params.offset = 0; \
211 res.polling_params.relative_deadline = ms2ns(3000); \
212 /* Not 100% sure that we should use periodic polling */ \
213 if (reservation_create(PERIODIC_POLLING, &res) < 0) { \
214 perror("Unable to create reservation"); \
215 exit(1); \
216 } \
217 struct rt_task rt_param; \ 203 struct rt_task rt_param; \
218 init_rt_task_param(&rt_param); \ 204 init_rt_task_param(&rt_param); \
219 /* Supposedly the next two parameters are irrelevant when reservations are enabled, but I'm leaving them anyway... */ \ 205 /* Supposedly the next two parameters are irrelevant when reservations are enabled, but I'm leaving them anyway... */ \
@@ -223,7 +209,7 @@ static void _rt_load_params_itrl(int argc, char **argv) {
223 rt_param.cls = RT_CLASS_HARD; \ 209 rt_param.cls = RT_CLASS_HARD; \
224 rt_param.release_policy = TASK_PERIODIC; \ 210 rt_param.release_policy = TASK_PERIODIC; \
225 rt_param.budget_policy = NO_ENFORCEMENT; \ 211 rt_param.budget_policy = NO_ENFORCEMENT; \
226 rt_param.cpu = cpu; \ 212 rt_param.cpu = _rt_core; \
227 if (set_rt_task_param(gettid(), &rt_param) < 0) { \ 213 if (set_rt_task_param(gettid(), &rt_param) < 0) { \
228 perror("Unable to set real-time parameters"); \ 214 perror("Unable to set real-time parameters"); \
229 exit(1); \ 215 exit(1); \
@@ -244,13 +230,7 @@ static void _rt_load_params_itrl(int argc, char **argv) {
244 230
245#if MC2 231#if MC2
246#define MC2_SETUP \ 232#define MC2_SETUP \
247 struct mc2_task mc2_param; \ 233
248 mc2_param.res_id = gettid(); \
249 mc2_param.crit = CRIT_LEVEL_A; \
250 if (set_mc2_task_param(gettid(), &mc2_param) < 0) { \
251 perror("Unable to set MC^2 task params"); \
252 exit(1); \
253 } \
254 set_page_color(rt_param.cpu); 234 set_page_color(rt_param.cpu);
255#else 235#else
256#define MC2_SETUP 236#define MC2_SETUP
@@ -261,7 +241,6 @@ static void _rt_load_params_itrl(int argc, char **argv) {
261 perror("Unable to become a real-time task"); \ 241 perror("Unable to become a real-time task"); \
262 exit(1); \ 242 exit(1); \
263 } \ 243 } \
264 reservation_destroy(gettid(), rt_param.cpu);
265 244
266#if __arm__ 245#if __arm__
267// On ARM, manually flush the cache 246// On ARM, manually flush the cache
width: 100.0%;'/> -rw-r--r--SD-VBS/benchmarks/localization/data/sim/expected.m3
-rw-r--r--SD-VBS/benchmarks/localization/data/sim/expected_C.txt3
-rw-r--r--SD-VBS/benchmarks/localization/data/sim_fast/1.txt26
-rw-r--r--SD-VBS/benchmarks/localization/data/sim_fast/2.txt203
-rw-r--r--SD-VBS/benchmarks/localization/data/sim_fast/Makefile8
-rw-r--r--SD-VBS/benchmarks/localization/data/sim_fast/expected.m3
-rw-r--r--SD-VBS/benchmarks/localization/data/sim_fast/expected_C.txt3
-rw-r--r--SD-VBS/benchmarks/localization/data/sqcif/1.txt7
-rw-r--r--SD-VBS/benchmarks/localization/data/sqcif/Makefile8
-rw-r--r--SD-VBS/benchmarks/localization/data/sqcif/expected.m3
-rw-r--r--SD-VBS/benchmarks/localization/data/sqcif/expected_C.txt3
-rw-r--r--SD-VBS/benchmarks/localization/data/test/1.txt7
-rw-r--r--SD-VBS/benchmarks/localization/data/test/Makefile8
-rw-r--r--SD-VBS/benchmarks/localization/data/test/expected.m3
-rw-r--r--SD-VBS/benchmarks/localization/data/test/expected_C.txt3
-rw-r--r--SD-VBS/benchmarks/localization/data/vga/1.txt89
-rw-r--r--SD-VBS/benchmarks/localization/data/vga/Makefile7
-rw-r--r--SD-VBS/benchmarks/localization/data/vga/expected.m3
-rw-r--r--SD-VBS/benchmarks/localization/data/vga/expected_C.txt3
-rw-r--r--SD-VBS/benchmarks/mser/data/cif/1.bmpbin278838 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/cif/Makefile6
-rwxr-xr-xSD-VBS/benchmarks/mser/data/cif/VBS_Ver1bin79632 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/cif/expected.m162
-rw-r--r--SD-VBS/benchmarks/mser/data/cif/expected_C.txt1
-rw-r--r--SD-VBS/benchmarks/mser/data/fullhd/1.bmpbin6220854 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/fullhd/Makefile6
-rw-r--r--SD-VBS/benchmarks/mser/data/fullhd/expected_C.txt1
-rw-r--r--SD-VBS/benchmarks/mser/data/sim/1.bmpbin17478 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/sim/Makefile6
-rw-r--r--SD-VBS/benchmarks/mser/data/sim/expected.m16
-rw-r--r--SD-VBS/benchmarks/mser/data/sim/expected_C.txt1
-rw-r--r--SD-VBS/benchmarks/mser/data/sim_fast/1.bmpbin5238 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/sim_fast/Makefile8
-rw-r--r--SD-VBS/benchmarks/mser/data/sim_fast/expected.m7
-rw-r--r--SD-VBS/benchmarks/mser/data/sim_fast/expected_C.txt1
-rw-r--r--SD-VBS/benchmarks/mser/data/sqcif/1.bmpbin17478 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/sqcif/Makefile6
-rw-r--r--SD-VBS/benchmarks/mser/data/sqcif/expected.m27
-rw-r--r--SD-VBS/benchmarks/mser/data/sqcif/expected_C.txt1
-rw-r--r--SD-VBS/benchmarks/mser/data/test/1.bmpbin630 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/test/Makefile7
-rw-r--r--SD-VBS/benchmarks/mser/data/test/expected.m1
-rw-r--r--SD-VBS/benchmarks/mser/data/test/expected_C.txt1
-rw-r--r--SD-VBS/benchmarks/mser/data/vga/1.bmpbin921654 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/mser/data/vga/Makefile6
-rw-r--r--SD-VBS/benchmarks/mser/data/vga/expected.m297
-rw-r--r--SD-VBS/benchmarks/mser/data/vga/expected_C.txt1
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/cif/1.bmpbin278838 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/cif/Makefile7
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/cif/expected.m264
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/cif/expected_C.txt264
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/fullhd/1.bmpbin6220854 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/fullhd/Makefile7
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/fullhd/expected_C.txt1920
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim/1.bmpbin20790 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim/Makefile7
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim/expected.m72
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim/expected_C.txt72
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim_fast/1.bmpbin4410 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim_fast/Makefile6
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim_fast/expected.m33
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sim_fast/expected_C.txt33
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sqcif/1.bmpbin36918 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sqcif/Makefile6
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sqcif/expected.m96
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/sqcif/expected_C.txt96
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/test/1.bmpbin1350 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/test/Makefile8
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/test/expected.m18
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/test/expected_C.txt18
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/vga/1.bmpbin921654 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/vga/Makefile7
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/vga/expected.m480
-rw-r--r--SD-VBS/benchmarks/multi_ncut/data/vga/expected_C.txt480
-rw-r--r--SD-VBS/benchmarks/rename.sh10
-rw-r--r--SD-VBS/benchmarks/sift/data/cif/1.bmpbin248886 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/sift/data/cif/Makefile7
-rw-r--r--SD-VBS/benchmarks/sift/data/cif/expected.m3
-rw-r--r--SD-VBS/benchmarks/sift/data/cif/expected_C.txt3
-rw-r--r--SD-VBS/benchmarks/sift/data/cif/test0.txt15
-rw-r--r--SD-VBS/benchmarks/sift/data/fullhd/1.bmpbin3499254 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/sift/data/fullhd/Makefile7
-rw-r--r--SD-VBS/benchmarks/sift/data/fullhd/expected.m3
-rw-r--r--SD-VBS/benchmarks/sift/data/fullhd/expected_C.txt3
-rw-r--r--SD-VBS/benchmarks/sift/data/fullhd/out22344
-rw-r--r--SD-VBS/benchmarks/sift/data/sim/1.bmpbin3126 -> 0 bytes-rw-r--r--SD-VBS/benchmarks/sift/data/sim/Makefile7
-rw-r--r--SD-VBS/benchmarks/sift/data/sim/c.txt64
-rw-r--r--SD-VBS/benchmarks/sift/data/sim/c1.txt132
-rw-r--r--SD-VBS/benchmarks/sift/data/sim/c_run.txt1
-rw-r--r--