summaryrefslogtreecommitdiffstats
path: root/SD-VBS/preload-times/times.txt
diff options
context:
space:
mode:
authorLeo Chan <leochanj@live.unc.edu>2020-10-22 01:53:21 -0400
committerJoshua Bakita <jbakita@cs.unc.edu>2020-10-22 01:56:35 -0400
commitd17b33131c14864bd1eae275f49a3f148e21cf29 (patch)
tree0d8f77922e8d193cb0f6edab83018f057aad64a0 /SD-VBS/preload-times/times.txt
parent601ed25a4c5b66cb75315832c15613a727db2c26 (diff)
Squashed commit of the sb-vbs branch.
Includes the SD-VBS benchmarks modified to: - Use libextra to loop as realtime jobs - Preallocate memory before starting their main computation - Accept input via stdin instead of via argc Does not include the SD-VBS matlab code. Fixes libextra execution in LITMUS^RT.
Diffstat (limited to 'SD-VBS/preload-times/times.txt')
-rw-r--r--SD-VBS/preload-times/times.txt122
1 files changed, 122 insertions, 0 deletions
diff --git a/SD-VBS/preload-times/times.txt b/SD-VBS/preload-times/times.txt
new file mode 100644
index 0000000..8031234
--- /dev/null
+++ b/SD-VBS/preload-times/times.txt
@@ -0,0 +1,122 @@
1disparity T sim 0m0.002s
2
3disparity T fullhd 0m1.541s
4
5disparity T test 0m0.001s
6
7disparity T sqcif 0m0.009s
8
9disparity T qcif 0m0.020s
10
11disparity T simfast 0m0.001s
12
13disparity T vga 0m0.137s
14
15disparity T cif 0m0.250s
16
17localization T sim 0m0.001s
18
19localization T test 0m0.001s
20
21localization T sqcif 0m0.004s
22
23localization T qcif 0m0.020s
24
25localization T simfast 0m0.001s
26
27localization T vga 0m0.159s
28
29localization T cif 0m0.054s
30
31mser T sim 0m0.003s
32
33mser T fullhd 0m0.431s
34
35mser T test 0m0.001s
36
37mser T sqcif 0m0.003s
38
39mser T qcif 0m0.008s
40
41mser T simfast 0m0.001s
42
43mser T vga 0m0.054s
44
45mser T cif 0m0.023s
46
47sift T sim 0m0.003s
48
49sift T fullhd 0m1.477s
50
51sift T test 0m0.001s
52
53sift T sqcif 0m0.017s
54
55sift T qcif 0m0.032s
56
57sift T simfast 0m0.001s
58
59sift T vga 0m0.297s
60
61sift T cif 0m0.109s
62
63stitch T sim 0m0.001s
64
65stitch T fullhd 0m19.674s
66
67stitch T test 0m0.001s
68
69stitch T sqcif 0m0.012s
70
71stitch T qcif 0m0.021s
72
73stitch T simfast 0m0.001s
74
75stitch T vga 0m0.527s
76
77stitch T cif 0m0.078s
78
79svm T sim 0m0.071s
80
81svm T test 0m0.067s
82
83svm T sqcif 0m0.087s
84
85svm T qcif 0m0.083s
86
87svm T simfast 0m0.066s
88
89svm T cif 0m0.130s
90
91texture_synthesis T sim 0m0.002s
92
93texture_synthesis T fullhd 0m6.365s
94
95texture_synthesis T test 0m0.001s
96
97texture_synthesis T sqcif 0m0.025s
98
99texture_synthesis T qcif 0m0.006s
100
101texture_synthesis T simfast 0m0.001s
102
103texture_synthesis T vga 0m0.032s
104
105texture_synthesis T cif 0m0.012s
106
107tracking T sim 0m0.002s
108
109tracking T fullhd 0m0.559s
110
111tracking T test 0m0.001s
112
113tracking T sqcif 0m0.006s
114
115tracking T qcif 0m0.014s
116
117tracking T simfast 0m0.001s
118
119tracking T vga 0m0.098s
120
121tracking T cif 0m0.035s
122