/* Linux Driver for Mylex DAC960/AcceleRAID/eXtremeRAID PCI RAID Controllers Copyright 1998-2001 by Leonard N. Zubkoff Portions Copyright 2002 by Mylex (An IBM Business Unit) This program is free software; you may redistribute and/or modify it under the terms of the GNU General Public License Version 2 as published by the Free Software Foundation. This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY, without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for complete details. */ #define DAC960_DriverVersion "2.5.47" #define DAC960_DriverDate "14 November 2002" #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include #include "DAC960.h" #define DAC960_GAM_MINOR 252 static DAC960_Controller_T *DAC960_Controllers[DAC960_MaxControllers]; static int DAC960_ControllerCount; static struct proc_dir_entry *DAC960_ProcDirectoryEntry; static long disk_size(DAC960_Controller_T *p, int drive_nr) { if (p->FirmwareType == DAC960_V1_Controller) { if (drive_nr >= p->LogicalDriveCount) return 0; return p->V1.LogicalDriveInformation[drive_nr]. LogicalDriveSize; } else { DAC960_V2_LogicalDeviceInfo_T *i = p->V2.LogicalDeviceInformation[drive_nr]; if (i == NULL) return 0; return i->ConfigurableDeviceSize; } } static int DAC960_open(struct inode *inode, struct file *file) { struct gendisk *disk = inode->i_bdev->bd_disk; DAC960_Controller_T *p = disk->queue->queuedata; int drive_nr = (long)disk->private_data; if (p->FirmwareType == DAC960_V1_Controller) { if (p->V1.LogicalDriveInformation[drive_nr]. LogicalDriveState == DAC960_V1_LogicalDrive_Offline) return -ENXIO; } else { DAC960_V2_LogicalDeviceInfo_T *i = p->V2.LogicalDeviceInformation[drive_nr]; if (!i || i->LogicalDeviceState == DAC960_V2_LogicalDevice_Offline) return -ENXIO; } check_disk_change(inode->i_bdev); if (!get_capacity(p->disks[drive_nr])) return -ENXIO; return 0; } static int DAC960_getgeo(struct block_device *bdev, struct hd_geometry *geo) { struct gendisk *disk = bdev->bd_disk; DAC960_Controller_T *p = disk->queue->queuedata; int drive_nr = (long)disk->private_data; if (p->FirmwareType == DAC960_V1_Controller) { geo->heads = p->V1.GeometryTranslationHeads; geo->sectors = p->V1.GeometryTranslationSectors; geo->cylinders = p->V1.LogicalDriveInformation[drive_nr]. LogicalDriveSize / (geo->heads * geo->sectors); } else { DAC960_V2_LogicalDeviceInfo_T *i = p->V2.LogicalDeviceInformation[drive_nr]; switch (i->DriveGeometry) { case DAC960_V2_Geometry_128_32: geo->heads = 128; geo->sectors = 32; break; case DAC960_V2_Geometry_255_63: geo->heads = 255; geo->sectors = 63; break; default: DAC960_Error("Illegal Logical Device Geometry %d\n", p, i->DriveGeometry); return -EINVAL; } geo->cylinders = i->ConfigurableDeviceSize / (geo->heads * geo->sectors); } return 0; } static int DAC960_media_changed(struct gendisk *disk) { DAC960_Controller_T *p = disk->queue->queuedata; int drive_nr = (long)disk->private_data; if (!p->LogicalDriveInitiallyAccessible[drive_nr]) return 1; return 0; } static int DAC960_revalidate_disk(struct gendisk *disk) { DAC960_Controller_T *p = disk->queue->queuedata; int unit = (long)disk->private_data; set_capacity(disk, disk_size(p, unit)); return 0; } static struct block_device_operations DAC960_BlockDeviceOperations = { .owner = THIS_MODULE, .open = DAC960_open, .getgeo = DAC960_getgeo, .media_changed = DAC960_media_changed, .revalidate_disk = DAC960_revalidate_disk, }; /* DAC960_AnnounceDriver announces the Driver Version and Date, Author's Name, Copyright Notice, and Electronic Mail Address. */ static void DAC960_AnnounceDriver(DAC960_Controller_T *Controller) { DAC960_Announce("***** DAC960 RAID Driver Version " DAC960_DriverVersion " of " DAC960_DriverDate " *****\n", Controller); DAC960_Announce("Copyright 1998-2001 by Leonard N. Zubkoff " "\n", Controller); } /* DAC960_Failure prints a standardized error message, and then returns false. */ static boolean DAC960_Failure(DAC960_Controller_T *Controller, unsigned char *ErrorMessage) { DAC960_Error("While configuring DAC960 PCI RAID Controller at\n", Controller); if (Controller->IO_Address == 0) DAC960_Error("PCI Bus %d Device %d Function %d I/O Address N/A " "PCI Address 0x%X\n", Controller, Controller->Bus, Controller->Device, Controller->Function, Controller->PCI_Address); else DAC960_Error("PCI Bus %d Device %d Function %d I/O Address " "0x%X PCI Address 0x%X\n", Controller, Controller->Bus, Controller->Device, Controller->Function, Controller->IO_Address, Controller->PCI_Address); DAC960_Error("%s FAILED - DETACHING\n", Controller, ErrorMessage); return false; } /* init_dma_loaf() and slice_dma_loaf() are helper functions for aggregating the dma-mapped memory for a well-known collection of data structures that are of different lengths. These routines don't guarantee any alignment. The caller must include any space needed for alignment in the sizes of the structures that are passed in. */ static boolean init_dma_loaf(struct pci_dev *dev, struct dma_loaf *loaf, size_t len) { void *cpu_addr; dma_addr_t dma_handle; cpu_addr = pci_alloc_consistent(dev, len, &dma_handle); if (cpu_addr == NULL) return false; loaf->cpu_free = loaf->cpu_base = cpu_addr; loaf->dma_free =loaf->dma_base = dma_handle; loaf->length = len; memset(cpu_addr, 0, len); return true; } static void *slice_dma_loaf(struct dma_loaf *loaf, size_t len, dma_addr_t *dma_handle) { void *cpu_end = loaf->cpu_free + len; void *cpu_addr = loaf->cpu_free; BUG_ON(cpu_end > loaf->cpu_base + loaf->length); *dma_handle = loaf->dma_free; loaf->cpu_free = cpu_end; loaf->dma_free += len; return cpu_addr; } static void free_dma_loaf(struct pci_dev *dev, struct dma_loaf *loaf_handle) { if (loaf_handle->cpu_base != NULL) pci_free_consistent(dev, loaf_handle->length, loaf_handle->cpu_base, loaf_handle->dma_base); } /* DAC960_CreateAuxiliaryStructures allocates and initializes the auxiliary data structures for Controller. It returns true on success and false on failure. */ static boolean DAC960_CreateAuxiliaryStructures(DAC960_Controller_T *Controller) { int CommandAllocationLength, CommandAllocationGroupSize; int CommandsRemaining = 0, CommandIdentifier, CommandGroupByteCount; void *AllocationPointer = NULL; void *ScatterGatherCPU = NULL; dma_addr_t ScatterGatherDMA; struct pci_pool *ScatterGatherPool; void *RequestSenseCPU = NULL; dma_addr_t RequestSenseDMA; struct pci_pool *RequestSensePool = NULL; if (Controller->FirmwareType == DAC960_V1_Controller) { CommandAllocationLength = offsetof(DAC960_Command_T, V1.EndMarker); CommandAllocationGroupSize = DAC960_V1_CommandAllocationGroupSize; ScatterGatherPool = pci_pool_create("DAC960_V1_ScatterGather", Controller->PCIDevice, DAC960_V1_ScatterGatherLimit * sizeof(DAC960_V1_ScatterGatherSegment_T), sizeof(DAC960_V1_ScatterGatherSegment_T), 0); if (ScatterGatherPool == NULL) return DAC960_Failure(Controller, "AUXILIARY STRUCTURE CREATION (SG)"); Controller->ScatterGatherPool = ScatterGatherPool; } else { CommandAllocationLength = offsetof(DAC960_Command_T, V2.EndMarker); CommandAllocationGroupSize = DAC960_V2_CommandAllocationGroupSize; ScatterGatherPool = pci_pool_create("DAC960_V2_ScatterGather", Controller->PCIDevice, DAC960_V2_ScatterGatherLimit * sizeof(DAC960_V2_ScatterGatherSegment_T), sizeof(DAC960_V2_ScatterGatherSegment_T), 0); if (ScatterGatherPool == NULL) return DAC960_Failure(Controller, "AUXILIARY STRUCTURE CREATION (SG)"); RequestSensePool = pci_pool_create("DAC960_V2_RequestSense", Controller->PCIDevice, sizeof(DAC960_SCSI_RequestSense_T), sizeof(int), 0); if (RequestSensePool == NULL) { pci_pool_destroy(ScatterGatherPool); return DAC960_Failure(Controller, "AUXILIARY STRUCTURE CREATION (SG)"); } Controller->ScatterGatherPool = ScatterGatherPool; Controller->V2.RequestSensePool = RequestSensePool; } Controller->CommandAllocationGroupSize = CommandAllocationGroupSize; Controller->FreeCommands = NULL; for (CommandIdentifier = 1; CommandIdentifier <= Controller->DriverQueueDepth; CommandIdentifier++) { DAC960_Command_T *Command; if (--CommandsRemaining <= 0) { CommandsRemaining = Controller->DriverQueueDepth - CommandIdentifier + 1; if (CommandsRemaining > CommandAllocationGroupSize) CommandsRemaining = CommandAllocationGroupSize; CommandGroupByteCount = CommandsRemaining * CommandAllocationLength; AllocationPointer = kzalloc(CommandGroupByteCount, GFP_ATOMIC); if (AllocationPointer == NULL) return DAC960_Failure(Controller, "AUXILIARY STRUCTURE CREATION"); } Command = (DAC960_Command_T *) AllocationPointer; AllocationPointer += CommandAllocationLength; Command->CommandIdentifier = CommandIdentifier; Command->Controller = Controller; Command->Next = Controller->FreeCommands; Controller->FreeCommands = Command; Controller->Commands[CommandIdentifier-1] = Command; ScatterGatherCPU = pci_pool_alloc(ScatterGatherPool, SLAB_ATOMIC, &ScatterGatherDMA); if (ScatterGatherCPU == NULL) return DAC960_Failure(Controller, "AUXILIARY STRUCTURE CREATION"); if (RequestSensePool != NULL) { RequestSenseCPU = pci_pool_alloc(RequestSensePool, SLAB_ATOMIC, &RequestSenseDMA); if (RequestSenseCPU == NULL) { pci_pool_free(ScatterGatherPool, ScatterGatherCPU, ScatterGatherDMA); return DAC960_Failure(Controller, "AUXILIARY STRUCTURE CREATION"); } } if (Controller->FirmwareType == DAC960_V1_Controller) { Command->cmd_sglist = Command->V1.ScatterList; Command->V1.ScatterGatherList = (DAC960_V1_ScatterGatherSegment_T *)ScatterGatherCPU; Command->V1.ScatterGatherListDMA = ScatterGatherDMA; } else { Command->cmd_sglist = Command->V2.ScatterList; Command->V2.ScatterGatherList = (DAC960_V2_ScatterGatherSegment_T *)ScatterGatherCPU; Command->V2.ScatterGatherListDMA = ScatterGatherDMA; Command->V2.RequestSense = (DAC960_SCSI_RequestSense_T *)RequestSenseCPU; Command->V2.RequestSenseDMA = RequestSenseDMA; } } return true; } /* DAC960_DestroyAuxiliaryStructures deallocates the auxiliary data structures for Controller. */ static void DAC960_DestroyAuxiliaryStructures(DAC960_Controller_T *Controller) { int i; struct pci_pool *ScatterGatherPool = Controller->ScatterGatherPool; struct pci_pool *RequestSensePool = NULL; void *ScatterGatherCPU; dma_addr_t ScatterGatherDMA; void *RequestSenseCPU; dma_addr_t RequestSenseDMA; DAC960_Command_T *CommandGroup = NULL; if (Controller->FirmwareType == DAC960_V2_Controller) RequestSensePool = Controller->V2.RequestSensePool; Controller->FreeCommands = NULL; for (i = 0; i < Controller->DriverQueueDepth; i++) { DAC960_Command_T *Command = Controller->Commands[i]; if (Command == NULL) continue; if (Controller->FirmwareType == DAC960_V1_Controller) { ScatterGatherCPU = (void *)Command->V1.ScatterGatherList; ScatterGatherDMA = Command->V1.ScatterGatherListDMA; RequestSenseCPU = NULL; RequestSenseDMA = (dma_addr_t)0; } else { ScatterGatherCPU = (void *)Command->V2.ScatterGatherList; ScatterGatherDMA = Command->V2.ScatterGatherListDMA; RequestSenseCPU = (void *)Command->V2.RequestSense; RequestSenseDMA = Command->V2.RequestSenseDMA; } if (ScatterGatherCPU != NULL) pci_pool_free(ScatterGatherPool, ScatterGatherCPU, ScatterGatherDMA); if (RequestSenseCPU != NULL) pci_pool_free(RequestSensePool, RequestSenseCPU, RequestSenseDMA); if ((Command->CommandIdentifier % Controller->CommandAllocationGroupSize) == 1) { /* * We can't free the group of commands until all of the * request sense and scatter gather dma structures are free. * Remember the beginning of the group, but don't free it * until we've reached the beginning of the next group. */ kfree(CommandGroup); CommandGroup = Command; } Controller->Commands[i] = NULL; } kfree(CommandGroup); if (Controller->CombinedStatusBuffer != NULL) { kfree(Controller->CombinedStatusBuffer); Controller->CombinedStatusBuffer = NULL; Controller->CurrentStatusBuffer = NULL; } if (ScatterGatherPool != NULL) pci_pool_destroy(ScatterGatherPool); if (Controller->FirmwareType == DAC960_V1_Controller) return; if (RequestSensePool != NULL) pci_pool_destroy(RequestSensePool); for (i = 0; i < DAC960_MaxLogicalDrives; i++) { kfree(Controller->V2.LogicalDeviceInformation[i]); Controller->V2.LogicalDeviceInformation[i] = NULL; } for (i = 0; i < DAC960_V2_MaxPhysicalDevices; i++) { kfree(Controller->V2.PhysicalDeviceInformation[i]); Controller->V2.PhysicalDeviceInformation[i] = NULL; kfree(Controller->V2.InquiryUnitSerialNumber[i]); Controller->V2.InquiryUnitSerialNumber[i] = NULL; } } /* DAC960_V1_ClearCommand clears critical fields of Command for DAC960 V1 Firmware Controllers. */ static inline void DAC960_V1_ClearCommand(DAC960_Command_T *Command) { DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; memset(CommandMailbox, 0, sizeof(DAC960_V1_CommandMailbox_T)); Command->V1.CommandStatus = 0; } /* DAC960_V2_ClearCommand clears critical fields of Command for DAC960 V2 Firmware Controllers. */ static inline void DAC960_V2_ClearCommand(DAC960_Command_T *Command) { DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; memset(CommandMailbox, 0, sizeof(DAC960_V2_CommandMailbox_T)); Command->V2.CommandStatus = 0; } /* DAC960_AllocateCommand allocates a Command structure from Controller's free list. During driver initialization, a special initialization command has been placed on the free list to guarantee that command allocation can never fail. */ static inline DAC960_Command_T *DAC960_AllocateCommand(DAC960_Controller_T *Controller) { DAC960_Command_T *Command = Controller->FreeCommands; if (Command == NULL) return NULL; Controller->FreeCommands = Command->Next; Command->Next = NULL; return Command; } /* DAC960_DeallocateCommand deallocates Command, returning it to Controller's free list. */ static inline void DAC960_DeallocateCommand(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; Command->Request = NULL; Command->Next = Controller->FreeCommands; Controller->FreeCommands = Command; } /* DAC960_WaitForCommand waits for a wake_up on Controller's Command Wait Queue. */ static void DAC960_WaitForCommand(DAC960_Controller_T *Controller) { spin_unlock_irq(&Controller->queue_lock); __wait_event(Controller->CommandWaitQueue, Controller->FreeCommands); spin_lock_irq(&Controller->queue_lock); } /* DAC960_GEM_QueueCommand queues Command for DAC960 GEM Series Controllers. */ static void DAC960_GEM_QueueCommand(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandMailbox_T *NextCommandMailbox = Controller->V2.NextCommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; DAC960_GEM_WriteCommandMailbox(NextCommandMailbox, CommandMailbox); if (Controller->V2.PreviousCommandMailbox1->Words[0] == 0 || Controller->V2.PreviousCommandMailbox2->Words[0] == 0) DAC960_GEM_MemoryMailboxNewCommand(ControllerBaseAddress); Controller->V2.PreviousCommandMailbox2 = Controller->V2.PreviousCommandMailbox1; Controller->V2.PreviousCommandMailbox1 = NextCommandMailbox; if (++NextCommandMailbox > Controller->V2.LastCommandMailbox) NextCommandMailbox = Controller->V2.FirstCommandMailbox; Controller->V2.NextCommandMailbox = NextCommandMailbox; } /* DAC960_BA_QueueCommand queues Command for DAC960 BA Series Controllers. */ static void DAC960_BA_QueueCommand(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandMailbox_T *NextCommandMailbox = Controller->V2.NextCommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; DAC960_BA_WriteCommandMailbox(NextCommandMailbox, CommandMailbox); if (Controller->V2.PreviousCommandMailbox1->Words[0] == 0 || Controller->V2.PreviousCommandMailbox2->Words[0] == 0) DAC960_BA_MemoryMailboxNewCommand(ControllerBaseAddress); Controller->V2.PreviousCommandMailbox2 = Controller->V2.PreviousCommandMailbox1; Controller->V2.PreviousCommandMailbox1 = NextCommandMailbox; if (++NextCommandMailbox > Controller->V2.LastCommandMailbox) NextCommandMailbox = Controller->V2.FirstCommandMailbox; Controller->V2.NextCommandMailbox = NextCommandMailbox; } /* DAC960_LP_QueueCommand queues Command for DAC960 LP Series Controllers. */ static void DAC960_LP_QueueCommand(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandMailbox_T *NextCommandMailbox = Controller->V2.NextCommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; DAC960_LP_WriteCommandMailbox(NextCommandMailbox, CommandMailbox); if (Controller->V2.PreviousCommandMailbox1->Words[0] == 0 || Controller->V2.PreviousCommandMailbox2->Words[0] == 0) DAC960_LP_MemoryMailboxNewCommand(ControllerBaseAddress); Controller->V2.PreviousCommandMailbox2 = Controller->V2.PreviousCommandMailbox1; Controller->V2.PreviousCommandMailbox1 = NextCommandMailbox; if (++NextCommandMailbox > Controller->V2.LastCommandMailbox) NextCommandMailbox = Controller->V2.FirstCommandMailbox; Controller->V2.NextCommandMailbox = NextCommandMailbox; } /* DAC960_LA_QueueCommandDualMode queues Command for DAC960 LA Series Controllers with Dual Mode Firmware. */ static void DAC960_LA_QueueCommandDualMode(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; DAC960_V1_CommandMailbox_T *NextCommandMailbox = Controller->V1.NextCommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; DAC960_LA_WriteCommandMailbox(NextCommandMailbox, CommandMailbox); if (Controller->V1.PreviousCommandMailbox1->Words[0] == 0 || Controller->V1.PreviousCommandMailbox2->Words[0] == 0) DAC960_LA_MemoryMailboxNewCommand(ControllerBaseAddress); Controller->V1.PreviousCommandMailbox2 = Controller->V1.PreviousCommandMailbox1; Controller->V1.PreviousCommandMailbox1 = NextCommandMailbox; if (++NextCommandMailbox > Controller->V1.LastCommandMailbox) NextCommandMailbox = Controller->V1.FirstCommandMailbox; Controller->V1.NextCommandMailbox = NextCommandMailbox; } /* DAC960_LA_QueueCommandSingleMode queues Command for DAC960 LA Series Controllers with Single Mode Firmware. */ static void DAC960_LA_QueueCommandSingleMode(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; DAC960_V1_CommandMailbox_T *NextCommandMailbox = Controller->V1.NextCommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; DAC960_LA_WriteCommandMailbox(NextCommandMailbox, CommandMailbox); if (Controller->V1.PreviousCommandMailbox1->Words[0] == 0 || Controller->V1.PreviousCommandMailbox2->Words[0] == 0) DAC960_LA_HardwareMailboxNewCommand(ControllerBaseAddress); Controller->V1.PreviousCommandMailbox2 = Controller->V1.PreviousCommandMailbox1; Controller->V1.PreviousCommandMailbox1 = NextCommandMailbox; if (++NextCommandMailbox > Controller->V1.LastCommandMailbox) NextCommandMailbox = Controller->V1.FirstCommandMailbox; Controller->V1.NextCommandMailbox = NextCommandMailbox; } /* DAC960_PG_QueueCommandDualMode queues Command for DAC960 PG Series Controllers with Dual Mode Firmware. */ static void DAC960_PG_QueueCommandDualMode(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; DAC960_V1_CommandMailbox_T *NextCommandMailbox = Controller->V1.NextCommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; DAC960_PG_WriteCommandMailbox(NextCommandMailbox, CommandMailbox); if (Controller->V1.PreviousCommandMailbox1->Words[0] == 0 || Controller->V1.PreviousCommandMailbox2->Words[0] == 0) DAC960_PG_MemoryMailboxNewCommand(ControllerBaseAddress); Controller->V1.PreviousCommandMailbox2 = Controller->V1.PreviousCommandMailbox1; Controller->V1.PreviousCommandMailbox1 = NextCommandMailbox; if (++NextCommandMailbox > Controller->V1.LastCommandMailbox) NextCommandMailbox = Controller->V1.FirstCommandMailbox; Controller->V1.NextCommandMailbox = NextCommandMailbox; } /* DAC960_PG_QueueCommandSingleMode queues Command for DAC960 PG Series Controllers with Single Mode Firmware. */ static void DAC960_PG_QueueCommandSingleMode(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; DAC960_V1_CommandMailbox_T *NextCommandMailbox = Controller->V1.NextCommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; DAC960_PG_WriteCommandMailbox(NextCommandMailbox, CommandMailbox); if (Controller->V1.PreviousCommandMailbox1->Words[0] == 0 || Controller->V1.PreviousCommandMailbox2->Words[0] == 0) DAC960_PG_HardwareMailboxNewCommand(ControllerBaseAddress); Controller->V1.PreviousCommandMailbox2 = Controller->V1.PreviousCommandMailbox1; Controller->V1.PreviousCommandMailbox1 = NextCommandMailbox; if (++NextCommandMailbox > Controller->V1.LastCommandMailbox) NextCommandMailbox = Controller->V1.FirstCommandMailbox; Controller->V1.NextCommandMailbox = NextCommandMailbox; } /* DAC960_PD_QueueCommand queues Command for DAC960 PD Series Controllers. */ static void DAC960_PD_QueueCommand(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; while (DAC960_PD_MailboxFullP(ControllerBaseAddress)) udelay(1); DAC960_PD_WriteCommandMailbox(ControllerBaseAddress, CommandMailbox); DAC960_PD_NewCommand(ControllerBaseAddress); } /* DAC960_P_QueueCommand queues Command for DAC960 P Series Controllers. */ static void DAC960_P_QueueCommand(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; CommandMailbox->Common.CommandIdentifier = Command->CommandIdentifier; switch (CommandMailbox->Common.CommandOpcode) { case DAC960_V1_Enquiry: CommandMailbox->Common.CommandOpcode = DAC960_V1_Enquiry_Old; break; case DAC960_V1_GetDeviceState: CommandMailbox->Common.CommandOpcode = DAC960_V1_GetDeviceState_Old; break; case DAC960_V1_Read: CommandMailbox->Common.CommandOpcode = DAC960_V1_Read_Old; DAC960_PD_To_P_TranslateReadWriteCommand(CommandMailbox); break; case DAC960_V1_Write: CommandMailbox->Common.CommandOpcode = DAC960_V1_Write_Old; DAC960_PD_To_P_TranslateReadWriteCommand(CommandMailbox); break; case DAC960_V1_ReadWithScatterGather: CommandMailbox->Common.CommandOpcode = DAC960_V1_ReadWithScatterGather_Old; DAC960_PD_To_P_TranslateReadWriteCommand(CommandMailbox); break; case DAC960_V1_WriteWithScatterGather: CommandMailbox->Common.CommandOpcode = DAC960_V1_WriteWithScatterGather_Old; DAC960_PD_To_P_TranslateReadWriteCommand(CommandMailbox); break; default: break; } while (DAC960_PD_MailboxFullP(ControllerBaseAddress)) udelay(1); DAC960_PD_WriteCommandMailbox(ControllerBaseAddress, CommandMailbox); DAC960_PD_NewCommand(ControllerBaseAddress); } /* DAC960_ExecuteCommand executes Command and waits for completion. */ static void DAC960_ExecuteCommand(DAC960_Command_T *Command) { DAC960_Controller_T *Controller = Command->Controller; DECLARE_COMPLETION(Completion); unsigned long flags; Command->Completion = &Completion; spin_lock_irqsave(&Controller->queue_lock, flags); DAC960_QueueCommand(Command); spin_unlock_irqrestore(&Controller->queue_lock, flags); if (in_interrupt()) return; wait_for_completion(&Completion); } /* DAC960_V1_ExecuteType3 executes a DAC960 V1 Firmware Controller Type 3 Command and waits for completion. It returns true on success and false on failure. */ static boolean DAC960_V1_ExecuteType3(DAC960_Controller_T *Controller, DAC960_V1_CommandOpcode_T CommandOpcode, dma_addr_t DataDMA) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; DAC960_V1_CommandStatus_T CommandStatus; DAC960_V1_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->Type3.CommandOpcode = CommandOpcode; CommandMailbox->Type3.BusAddress = DataDMA; DAC960_ExecuteCommand(Command); CommandStatus = Command->V1.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V1_NormalCompletion); } /* DAC960_V1_ExecuteTypeB executes a DAC960 V1 Firmware Controller Type 3B Command and waits for completion. It returns true on success and false on failure. */ static boolean DAC960_V1_ExecuteType3B(DAC960_Controller_T *Controller, DAC960_V1_CommandOpcode_T CommandOpcode, unsigned char CommandOpcode2, dma_addr_t DataDMA) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; DAC960_V1_CommandStatus_T CommandStatus; DAC960_V1_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->Type3B.CommandOpcode = CommandOpcode; CommandMailbox->Type3B.CommandOpcode2 = CommandOpcode2; CommandMailbox->Type3B.BusAddress = DataDMA; DAC960_ExecuteCommand(Command); CommandStatus = Command->V1.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V1_NormalCompletion); } /* DAC960_V1_ExecuteType3D executes a DAC960 V1 Firmware Controller Type 3D Command and waits for completion. It returns true on success and false on failure. */ static boolean DAC960_V1_ExecuteType3D(DAC960_Controller_T *Controller, DAC960_V1_CommandOpcode_T CommandOpcode, unsigned char Channel, unsigned char TargetID, dma_addr_t DataDMA) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V1_CommandMailbox_T *CommandMailbox = &Command->V1.CommandMailbox; DAC960_V1_CommandStatus_T CommandStatus; DAC960_V1_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->Type3D.CommandOpcode = CommandOpcode; CommandMailbox->Type3D.Channel = Channel; CommandMailbox->Type3D.TargetID = TargetID; CommandMailbox->Type3D.BusAddress = DataDMA; DAC960_ExecuteCommand(Command); CommandStatus = Command->V1.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V1_NormalCompletion); } /* DAC960_V2_GeneralInfo executes a DAC960 V2 Firmware General Information Reading IOCTL Command and waits for completion. It returns true on success and false on failure. Return data in The controller's HealthStatusBuffer, which is dma-able memory */ static boolean DAC960_V2_GeneralInfo(DAC960_Controller_T *Controller) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandStatus_T CommandStatus; DAC960_V2_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->Common.CommandOpcode = DAC960_V2_IOCTL; CommandMailbox->Common.CommandControlBits .DataTransferControllerToHost = true; CommandMailbox->Common.CommandControlBits .NoAutoRequestSense = true; CommandMailbox->Common.DataTransferSize = sizeof(DAC960_V2_HealthStatusBuffer_T); CommandMailbox->Common.IOCTL_Opcode = DAC960_V2_GetHealthStatus; CommandMailbox->Common.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentDataPointer = Controller->V2.HealthStatusBufferDMA; CommandMailbox->Common.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentByteCount = CommandMailbox->Common.DataTransferSize; DAC960_ExecuteCommand(Command); CommandStatus = Command->V2.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V2_NormalCompletion); } /* DAC960_V2_ControllerInfo executes a DAC960 V2 Firmware Controller Information Reading IOCTL Command and waits for completion. It returns true on success and false on failure. Data is returned in the controller's V2.NewControllerInformation dma-able memory buffer. */ static boolean DAC960_V2_NewControllerInfo(DAC960_Controller_T *Controller) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandStatus_T CommandStatus; DAC960_V2_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->ControllerInfo.CommandOpcode = DAC960_V2_IOCTL; CommandMailbox->ControllerInfo.CommandControlBits .DataTransferControllerToHost = true; CommandMailbox->ControllerInfo.CommandControlBits .NoAutoRequestSense = true; CommandMailbox->ControllerInfo.DataTransferSize = sizeof(DAC960_V2_ControllerInfo_T); CommandMailbox->ControllerInfo.ControllerNumber = 0; CommandMailbox->ControllerInfo.IOCTL_Opcode = DAC960_V2_GetControllerInfo; CommandMailbox->ControllerInfo.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentDataPointer = Controller->V2.NewControllerInformationDMA; CommandMailbox->ControllerInfo.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentByteCount = CommandMailbox->ControllerInfo.DataTransferSize; DAC960_ExecuteCommand(Command); CommandStatus = Command->V2.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V2_NormalCompletion); } /* DAC960_V2_LogicalDeviceInfo executes a DAC960 V2 Firmware Controller Logical Device Information Reading IOCTL Command and waits for completion. It returns true on success and false on failure. Data is returned in the controller's V2.NewLogicalDeviceInformation */ static boolean DAC960_V2_NewLogicalDeviceInfo(DAC960_Controller_T *Controller, unsigned short LogicalDeviceNumber) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandStatus_T CommandStatus; DAC960_V2_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->LogicalDeviceInfo.CommandOpcode = DAC960_V2_IOCTL; CommandMailbox->LogicalDeviceInfo.CommandControlBits .DataTransferControllerToHost = true; CommandMailbox->LogicalDeviceInfo.CommandControlBits .NoAutoRequestSense = true; CommandMailbox->LogicalDeviceInfo.DataTransferSize = sizeof(DAC960_V2_LogicalDeviceInfo_T); CommandMailbox->LogicalDeviceInfo.LogicalDevice.LogicalDeviceNumber = LogicalDeviceNumber; CommandMailbox->LogicalDeviceInfo.IOCTL_Opcode = DAC960_V2_GetLogicalDeviceInfoValid; CommandMailbox->LogicalDeviceInfo.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentDataPointer = Controller->V2.NewLogicalDeviceInformationDMA; CommandMailbox->LogicalDeviceInfo.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentByteCount = CommandMailbox->LogicalDeviceInfo.DataTransferSize; DAC960_ExecuteCommand(Command); CommandStatus = Command->V2.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V2_NormalCompletion); } /* DAC960_V2_PhysicalDeviceInfo executes a DAC960 V2 Firmware Controller "Read Physical Device Information" IOCTL Command and waits for completion. It returns true on success and false on failure. The Channel, TargetID, LogicalUnit arguments should be 0 the first time this function is called for a given controller. This will return data for the "first" device on that controller. The returned data includes a Channel, TargetID, LogicalUnit that can be passed in to this routine to get data for the NEXT device on that controller. Data is stored in the controller's V2.NewPhysicalDeviceInfo dma-able memory buffer. */ static boolean DAC960_V2_NewPhysicalDeviceInfo(DAC960_Controller_T *Controller, unsigned char Channel, unsigned char TargetID, unsigned char LogicalUnit) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandStatus_T CommandStatus; DAC960_V2_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->PhysicalDeviceInfo.CommandOpcode = DAC960_V2_IOCTL; CommandMailbox->PhysicalDeviceInfo.CommandControlBits .DataTransferControllerToHost = true; CommandMailbox->PhysicalDeviceInfo.CommandControlBits .NoAutoRequestSense = true; CommandMailbox->PhysicalDeviceInfo.DataTransferSize = sizeof(DAC960_V2_PhysicalDeviceInfo_T); CommandMailbox->PhysicalDeviceInfo.PhysicalDevice.LogicalUnit = LogicalUnit; CommandMailbox->PhysicalDeviceInfo.PhysicalDevice.TargetID = TargetID; CommandMailbox->PhysicalDeviceInfo.PhysicalDevice.Channel = Channel; CommandMailbox->PhysicalDeviceInfo.IOCTL_Opcode = DAC960_V2_GetPhysicalDeviceInfoValid; CommandMailbox->PhysicalDeviceInfo.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentDataPointer = Controller->V2.NewPhysicalDeviceInformationDMA; CommandMailbox->PhysicalDeviceInfo.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentByteCount = CommandMailbox->PhysicalDeviceInfo.DataTransferSize; DAC960_ExecuteCommand(Command); CommandStatus = Command->V2.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V2_NormalCompletion); } static void DAC960_V2_ConstructNewUnitSerialNumber( DAC960_Controller_T *Controller, DAC960_V2_CommandMailbox_T *CommandMailbox, int Channel, int TargetID, int LogicalUnit) { CommandMailbox->SCSI_10.CommandOpcode = DAC960_V2_SCSI_10_Passthru; CommandMailbox->SCSI_10.CommandControlBits .DataTransferControllerToHost = true; CommandMailbox->SCSI_10.CommandControlBits .NoAutoRequestSense = true; CommandMailbox->SCSI_10.DataTransferSize = sizeof(DAC960_SCSI_Inquiry_UnitSerialNumber_T); CommandMailbox->SCSI_10.PhysicalDevice.LogicalUnit = LogicalUnit; CommandMailbox->SCSI_10.PhysicalDevice.TargetID = TargetID; CommandMailbox->SCSI_10.PhysicalDevice.Channel = Channel; CommandMailbox->SCSI_10.CDBLength = 6; CommandMailbox->SCSI_10.SCSI_CDB[0] = 0x12; /* INQUIRY */ CommandMailbox->SCSI_10.SCSI_CDB[1] = 1; /* EVPD = 1 */ CommandMailbox->SCSI_10.SCSI_CDB[2] = 0x80; /* Page Code */ CommandMailbox->SCSI_10.SCSI_CDB[3] = 0; /* Reserved */ CommandMailbox->SCSI_10.SCSI_CDB[4] = sizeof(DAC960_SCSI_Inquiry_UnitSerialNumber_T); CommandMailbox->SCSI_10.SCSI_CDB[5] = 0; /* Control */ CommandMailbox->SCSI_10.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentDataPointer = Controller->V2.NewInquiryUnitSerialNumberDMA; CommandMailbox->SCSI_10.DataTransferMemoryAddress .ScatterGatherSegments[0] .SegmentByteCount = CommandMailbox->SCSI_10.DataTransferSize; } /* DAC960_V2_NewUnitSerialNumber executes an SCSI pass-through Inquiry command to a SCSI device identified by Channel number, Target id, Logical Unit Number. This function Waits for completion of the command. The return data includes Unit Serial Number information for the specified device. Data is stored in the controller's V2.NewPhysicalDeviceInfo dma-able memory buffer. */ static boolean DAC960_V2_NewInquiryUnitSerialNumber(DAC960_Controller_T *Controller, int Channel, int TargetID, int LogicalUnit) { DAC960_Command_T *Command; DAC960_V2_CommandMailbox_T *CommandMailbox; DAC960_V2_CommandStatus_T CommandStatus; Command = DAC960_AllocateCommand(Controller); CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; DAC960_V2_ConstructNewUnitSerialNumber(Controller, CommandMailbox, Channel, TargetID, LogicalUnit); DAC960_ExecuteCommand(Command); CommandStatus = Command->V2.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V2_NormalCompletion); } /* DAC960_V2_DeviceOperation executes a DAC960 V2 Firmware Controller Device Operation IOCTL Command and waits for completion. It returns true on success and false on failure. */ static boolean DAC960_V2_DeviceOperation(DAC960_Controller_T *Controller, DAC960_V2_IOCTL_Opcode_T IOCTL_Opcode, DAC960_V2_OperationDevice_T OperationDevice) { DAC960_Command_T *Command = DAC960_AllocateCommand(Controller); DAC960_V2_CommandMailbox_T *CommandMailbox = &Command->V2.CommandMailbox; DAC960_V2_CommandStatus_T CommandStatus; DAC960_V2_ClearCommand(Command); Command->CommandType = DAC960_ImmediateCommand; CommandMailbox->DeviceOperation.CommandOpcode = DAC960_V2_IOCTL; CommandMailbox->DeviceOperation.CommandControlBits .DataTransferControllerToHost = true; CommandMailbox->DeviceOperation.CommandControlBits .NoAutoRequestSense = true; CommandMailbox->DeviceOperation.IOCTL_Opcode = IOCTL_Opcode; CommandMailbox->DeviceOperation.OperationDevice = OperationDevice; DAC960_ExecuteCommand(Command); CommandStatus = Command->V2.CommandStatus; DAC960_DeallocateCommand(Command); return (CommandStatus == DAC960_V2_NormalCompletion); } /* DAC960_V1_EnableMemoryMailboxInterface enables the Memory Mailbox Interface for DAC960 V1 Firmware Controllers. PD and P controller types have no memory mailbox, but still need the other dma mapped memory. */ static boolean DAC960_V1_EnableMemoryMailboxInterface(DAC960_Controller_T *Controller) { void __iomem *ControllerBaseAddress = Controller->BaseAddress; DAC960_HardwareType_T hw_type = Controller->HardwareType; struct pci_dev *PCI_Device = Controller->PCIDevice; struct dma_loaf *DmaPages = &Controller->DmaPages; size_t DmaPagesSize; size_t CommandMailboxesSize; size_t StatusMailboxesSize; DAC960_V1_CommandMailbox_T *CommandMailboxesMemory; dma_addr_t CommandMailboxesMemoryDMA; DAC960_V1_StatusMailbox_T *StatusMailboxesMemory; dma_addr_t StatusMailboxesMemoryDMA; DAC960_V1_CommandMailbox_T CommandMailbox; DAC960_V1_CommandStatus_T CommandStatus; int TimeoutCounter; int i; if (pci_set_dma_mask(Controller->PCIDevice, DAC690_V1_PciDmaMask)) return DAC960_Failure(Controller, "DMA mask out of range"); Controller->BounceBufferLimit = DAC690_V1_PciDmaMask; if ((hw_type == DAC960_PD_Controller) || (hw_type == DAC960_P_Controller)) { CommandMailboxesSize = 0; StatusMailboxesSize = 0; } else { CommandMailboxesSize = DAC960_V1_CommandMailboxCount * sizeof(DAC960_V1_CommandMailbox_T); StatusMailboxesSize = DAC960_V1_StatusMailboxCount * sizeof(DAC960_V1_StatusMailbox_T); } DmaPagesSize = CommandMailboxesSize + StatusMailboxesSize + sizeof(DAC960_V1_DCDB_T) + sizeof(DAC960_V1_Enquiry_T) + sizeof(DAC960_V1_ErrorTable_T) + sizeof(DAC960_V1_EventLogEntry_T) + sizeof(DAC960_V1_RebuildProgress_T) + sizeof(DAC960_V1_LogicalDriveInformationArray_T) + sizeof(DAC960_V1_BackgroundInitializationStatus_T) + sizeof(DAC960_V1_DeviceState_T) + sizeof(DAC960_SCSI_Inquiry_T) + sizeof(DAC960_SCSI_Inquiry_UnitSerialNumber_T); if (!init_dma_loaf(PCI_Device, DmaPages, DmaPagesSize)) return false; if ((hw_type == DAC960_PD_Controller) || (hw_type == DAC960_P_Controller)) goto skip_mailboxes; CommandMailboxesMemory = slice_dma_loaf(DmaPages, CommandMailboxesSize, &CommandMailboxesMemoryDMA); /* These are the base addresses for the command memory mailbox array */ Controller->V1.FirstCommandMailbox = CommandMailboxesMemory; Controller->V1.FirstCommandMailboxDMA = CommandMailboxesMemoryDMA; CommandMailboxesMemory += DAC960_V1_CommandMailboxCount - 1; Controller->V1.LastCommandMailbox = CommandMailboxesMemory; Controller->V1.NextCommandMailbox = Controller->V1.FirstCommandMailbox; Controller->V1.PreviousCommandMailbox1 = Controller->V1.LastCommandMailbox; Controller->V1.PreviousCommandMailbox2 = Controller->V1.LastCommandMailbox - 1; /* These are the base addresses for the status memory mailbox array */ StatusMailboxesMemory = slice_dma_loaf(DmaPages, StatusMailboxesSize, &StatusMailboxesMemoryDMA); Controller->V1.FirstStatusMailbox = StatusMailboxesMemory; Controller->V1.FirstStatusMailboxDMA = StatusMailboxesMemoryDMA; StatusMailboxesMemory += DAC960_V1_StatusMailboxCount - 1; Controller->V1.LastStatusMailbox = StatusMailboxesMemory; Controller->V1.NextStatusMailbox = Controller->V1.FirstStatusMailbox; skip_mailboxes: Controller->V1.MonitoringDCDB = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_DCDB_T), &Controller->V1.MonitoringDCDB_DMA); Controller->V1.NewEnquiry = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_Enquiry_T), &Controller->V1.NewEnquiryDMA); Controller->V1.NewErrorTable = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_ErrorTable_T), &Controller->V1.NewErrorTableDMA); Controller->V1.EventLogEntry = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_EventLogEntry_T), &Controller->V1.EventLogEntryDMA); Controller->V1.RebuildProgress = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_RebuildProgress_T), &Controller->V1.RebuildProgressDMA); Controller->V1.NewLogicalDriveInformation = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_LogicalDriveInformationArray_T), &Controller->V1.NewLogicalDriveInformationDMA); Controller->V1.BackgroundInitializationStatus = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_BackgroundInitializationStatus_T), &Controller->V1.BackgroundInitializationStatusDMA); Controller->V1.NewDeviceState = slice_dma_loaf(DmaPages, sizeof(DAC960_V1_DeviceState_T), &Controller->V1.NewDeviceStateDMA); Controller->V1.NewInquiryStandardData = slice_dma_loaf(DmaPages, sizeof(DAC960_SCSI_Inquiry_T), &Controller->V1.NewInquiryStandardDataDMA); Controller->V1.NewInquiryUnitSerialNumber = slice_dma_loaf(DmaPages, sizeof(DAC960_SCSI_Inquiry_UnitSerialNumber_T), &Controller->V1.NewInquiryUnitSerialNumberDMA); if ((hw_type == DAC960_PD_Controller) || (hw_type == DAC960_P_Controller)) return true; /* Enable the Memory Mailbox Interface. */ Controller->V1.DualModeMemoryMailboxInterface = true; CommandMailbox.TypeX.CommandOpcode = 0x2B; CommandMailbox.TypeX.CommandIdentifier = 0; CommandMailbox.TypeX.CommandOpcode2 = 0x14; CommandMailbox.TypeX.CommandMailboxesBusAddress = Controller->V1.FirstCommandMailboxDMA; CommandMailbox.TypeX.StatusMailboxesBusAddress = Controller->V1.FirstStatusMailboxDMA; #define TIMEOUT_COUNT 1000000 for (i = 0; i < 2; i++) switch (Controller->HardwareType) { case DAC960_LA_Controller: TimeoutCounter = TIMEOUT_COUNT; while (--TimeoutCounter >= 0) { if (!DAC960_LA_HardwareMailboxFullP(ControllerBaseAddress)) break; udelay(10); } if (TimeoutCounter < 0) return false; DAC960_LA_WriteHardwareMailbox(ControllerBaseAddress, &CommandMailbox); DAC960_LA_HardwareMailboxNewCommand(ControllerBaseAddress); TimeoutCounter = TIMEOUT_COUNT; while (--TimeoutCounter >= 0) { if (DAC960_LA_HardwareMailboxStatusAvailableP( ControllerBaseAddress)) break; udelay(10); } if (TimeoutCounter < 0) return false; CommandStatus = DAC960_LA_ReadStatusRegister(ControllerBaseAddress); DAC960_LA_AcknowledgeHardwareMailboxInterrupt(ControllerBaseAddress); DAC960_LA_AcknowledgeHardwareMailboxStatus(ControllerBaseAddress); if (CommandStatus == DAC960_V1_NormalCompletion) return true; Controller->V1.DualModeMemoryMailboxInterface = false; CommandMailbox.TypeX.CommandOpcode2 = 0x10; break; case DAC960_PG_Controller: TimeoutCounter = TIMEOUT_COUNT; while (--TimeoutCounter >= 0) { if (!DAC960_PG_HardwareMailboxFullP(ControllerBaseAddress)) break; udelay(10); } if (TimeoutCounter < 0) return false; DAC960_PG_WriteHardwareMailbox(ControllerBaseAddress, &CommandMailbox); DAC960_PG_HardwareMailboxNewCommand(ControllerBaseAddress); TimeoutCounter = TIMEOUT_COUNT; while (--TimeoutCounter >= 0) { if (DAC960_PG_HardwareMailboxStatusAvailableP( ControllerBaseAddress)) break; udelay(10); } if (TimeoutCounter < 0) return false; CommandStatus = DAC960_PG_ReadStatusRegister(ControllerBaseAddress); DAC960_PG_AcknowledgeHardwareMailboxInterrupt(ControllerBaseAddress); DAC960_PG_AcknowledgeHardwareMailboxStatus(ControllerBaseAddress); if (CommandStatus == DAC960_V1_NormalCompletion) return true; Controller->V1.DualModeMemoryMailboxInterface = false; CommandMailbox.TypeX.CommandOpcode2 = 0x10; break; default: DAC960_Failure(Controller, "Unknown Controller Type\n"); break; } return false; } /* DAC960_V2_EnableMemoryMailboxInterface enables the Memory Mailbox Interface for DAC960 V2 Firmware Controllers. Aggregate the space needed for the controller's memory mailbox and the other data structures that will be targets of dma transfers with the controller. Allocate a dma-mapped region of memory to hold these structures. Then, save CPU pointers and dma_addr_t values to reference the structures that are contained in that region. */ static boolean DAC960_V2_EnableMemoryMailboxInterface(DAC960_Controller_T *Controller) { void __iomem *ControllerBaseAddress = Controller->BaseAddress; struct pci_dev *PCI_Device = Controller->PCIDevice; struct dma_loaf *DmaPages = &Controller->DmaPages; size_t DmaPagesSize; size_t CommandMailboxesSize; size_t StatusMailboxesSize; DAC960_V2_CommandMailbox_T *CommandMailboxesMemory; dma_addr_t CommandMailboxesMemoryDMA; DAC960_V2_StatusMailbox_T *StatusMailboxesMemory; dma_addr_t StatusMailboxesMemoryDMA; DAC960_V2_CommandMailbox_T *CommandMailbox; dma_addr_t CommandMailboxDMA; DAC960_V2_CommandStatus_T CommandStatus; if (pci_set_dma_mask(Controller->PCIDevice, DAC690_V2_PciDmaMask)) return DAC960_Failure(Controller, "DMA mask out of range"); Controller->BounceBufferLimit = DAC690_V2_PciDmaMask; /* This is a temporary dma mapping, used only in the scope of this function */ CommandMailbox = (DAC960_V2_CommandMailbox_T *)pci_alloc_consistent( PCI_Device, sizeof(DAC960_V2_CommandMailbox_T), &CommandMailboxDMA); if (CommandMailbox == NULL) return false; CommandMailboxesSize = DAC960_V2_CommandMailboxCount * sizeof(DAC960_V2_CommandMailbox_T); StatusMailboxesSize = DAC960_V2_StatusMailboxCount * sizeof(DAC960_V2_StatusMailbox_T); DmaPagesSize = CommandMailboxesSize + StatusMailboxesSize + sizeof(DAC960_V2_HealthStatusBuffer_T) + sizeof(DAC960_V2_ControllerInfo_T) + sizeof(DAC960_V2_LogicalDeviceInfo_T) + sizeof(DAC960_V2_PhysicalDeviceInfo_T) + sizeof(DAC960_SCSI_Inquiry_UnitSerialNumber_T) + sizeof(DAC960_V2_Event_T) + sizeof(DAC960_V2_PhysicalToLogicalDevice_T); if (!init_dma_loaf(PCI_Device, DmaPages, DmaPagesSize)) { pci_free_consistent(PCI_Device, sizeof(DAC960_V2_CommandMailbox_T), CommandMailbox, CommandMailboxDMA); return false; } CommandMailboxesMemory = slice_dma_loaf(DmaPages, CommandMailboxesSize, &CommandMailboxesMemoryDMA); /* These are the base addresses for the command memory mailbox array */ Controller->V2.FirstCommandMailbox = CommandMailboxesMemory; Controller->V2.FirstCommandMailboxDMA = CommandMailboxesMemoryDMA; CommandMailboxesMemory += DAC960_V2_CommandMailboxCount - 1; Controller->V2.LastCommandMailbox = CommandMailboxesMemory; Controller->V2.NextCommandMailbox = Controller->V2.FirstCommandMailbox; Controller->V2.PreviousCommandMailbox1 = Controller->V2.LastCommandMailbox; Controller->V2.PreviousCommandMailbox2 = Controller->V2.LastCommandMailbox - 1; /* These are the base addresses for the status memory mailbox array */ StatusMailboxesMemory = slice_dma_loaf(DmaPages, StatusMailboxesSize, &StatusMailboxesMemoryDMA); Controller->V2.FirstStatusMailbox = StatusMailboxesMemory; Controller->V2.FirstStatusMailboxDMA = StatusMailboxesMemoryDMA; StatusMailboxesMemory += DAC960_V2_StatusMailboxCount - 1; Controller->V2.LastStatusMailbox = StatusMailboxesMemory; Controller->V2.NextStatusMailbox = Controller->V2.FirstStatusMailbox; Controller->V2.HealthStatusBuffer = slice_dma_loaf(DmaPages, sizeof(DAC960_V2_HealthStatusBuffer_T), &Controller->V2.HealthStatusBufferDMA); Controller->V2.NewControllerInformation = slice_dma_loaf(DmaPages, sizeof(DAC960_V2_ControllerInfo_T), &Controller->V2.NewControllerInformationDMA); Controller->V2.NewLogicalDeviceInformation = slice_dma_loaf(DmaPages, sizeof(DAC960_V2_LogicalDeviceInfo_T), &Controller->V2.NewLogicalDeviceInformationDMA); Controller->V2.NewPhysicalDeviceInformation = slice_dma_loaf(DmaPages, sizeof(DAC960_V2_PhysicalDeviceInfo_T), &Controller->V2.NewPhysicalDeviceInformationDMA); Controller->V2.NewInquiryUnitSerialNumber = slice_dma_loaf(DmaPages, sizeof(DAC960_SCSI_Inquiry_UnitSerialNumber_T), &Controller->V2.NewInquiryUnitSerialNumberDMA); Controller->V2.Event = slice_dma_loaf(DmaPages, sizeof(DAC960_V2_Event_T), &Controller->V2.EventDMA); Controller->V2.PhysicalToLogicalDevice = slice_dma_loaf(DmaPages, sizeof(DAC960_V2_PhysicalToLogicalDevice_T), &Controller->V2.PhysicalToLogicalDeviceDMA); /* Enable the Memory Mailbox Interface. I don't know why we can't just use one of the memory mailboxes we just allocated to do this, instead of using this temporary one. Try this change later. */ memset(CommandMailbox, 0, sizeof(DAC960_V2_CommandMailbox_T)); CommandMailbox->SetMemoryMailbox.CommandIdentifier = 1; CommandMailbox->SetMemoryMailbox.CommandOpcode = DAC960_V2_IOCTL; CommandMailbox->SetMemoryMailbox.CommandControlBits.NoAutoRequestSense = true; CommandMailbox->SetMemoryMailbox.FirstCommandMailboxSizeKB = (DAC960_V2_CommandMailboxCount * sizeof(DAC960_V2_CommandMailbox_T)) >> 10; CommandMailbox->SetMemoryMailbox.FirstStatusMailboxSizeKB = (DAC960_V2_StatusMailboxCount * sizeof(DAC960_V2_StatusMailbox_T)) >> 10; CommandMailbox->SetMemoryMailbox.SecondCommandMailboxSizeKB = 0; CommandMailbox->SetMemoryMailbox.SecondStatusMailboxSizeKB = 0; CommandMailbox->SetMemoryMailbox.RequestSenseSize = 0; CommandMailbox->SetMemoryMailbox.IOCTL_Opcode = DAC960_V2_SetMemoryMailbox; CommandMailbox->SetMemoryMailbox.HealthStatusBufferSizeKB = 1; CommandMailbox->SetMemoryMailbox.HealthStatusBufferBusAddress = Controller->V2.HealthStatusBufferDMA; CommandMailbox->SetMemoryMailbox.FirstCommandMailboxBusAddress = Controller->V2.FirstCommandMailboxDMA; CommandMailbox->SetMemoryMailbox.FirstStatusMailboxBusAddress = Controller->V2.FirstStatusMailboxDMA; switch (Controller->HardwareType) { case DAC960_GEM_Controller: while (DAC960_GEM_HardwareMailboxFullP(ControllerBaseAddress)) udelay(1); DAC960_GEM_WriteHardwareMailbox(ControllerBaseAddress, CommandMailboxDMA); DAC960_GEM_HardwareMailboxNewCommand(ControllerBaseAddress); while (!DAC960_GEM_HardwareMailboxStatusAvailableP(ControllerBaseAddress)) udelay(1); CommandStatus = DAC960_GEM_ReadCommandStatus(ControllerBaseAddress); DAC960_GEM_AcknowledgeHardwareMailboxInterrupt(ControllerBaseAddress); DAC960_GEM_AcknowledgeHardwareMailboxStatus(ControllerBaseAddress); break; case DAC960_BA_Controller: while (DAC960_BA_HardwareMailboxFullP(ControllerBaseAddress)) udelay(1); DAC960_BA_WriteHardwareMailbox(ControllerBaseAddress, CommandMailboxDMA); DAC960_BA_HardwareMailboxNewCommand(ControllerBaseAddress); while (!DAC960_BA_HardwareMailboxStatusAvailableP(ControllerBaseAddress)) udelay(1); CommandStatus = DAC960_BA_ReadCommandStatus(ControllerBaseAddress); DAC960_BA_AcknowledgeHardwareMailboxInterrupt(ControllerBaseAddress); DAC960_BA_AcknowledgeHardwareMailboxStatus(ControllerBaseAddress); break; case DAC960_LP_Controller: while (DAC960_LP_HardwareMailboxFullP(ControllerBaseAddress)) udelay(1); DAC960_LP_WriteHardwareMailbox(ControllerBaseAddress, CommandMailboxDMA); DAC960_LP_HardwareMailboxNewCommand(ControllerBaseAddress); while (!DAC960_LP_HardwareMailboxStatusAvailableP(ControllerBaseAddress)) udelay(1); CommandStatus = DAC960_LP_ReadCommandStatus(ControllerBaseAddress); DAC960_LP_AcknowledgeHardwareMailboxInterrupt(ControllerBaseAddress); DAC960_LP_AcknowledgeHardwareMailboxStatus(ControllerBaseAddress); break; default: DAC960_Failure(Controller, "Unknown Controller Type\n"); CommandStatus = DAC960_V2_AbormalCompletion; break; } pci_free_consistent(PCI_Device, sizeof(DAC960_V2_CommandMailbox_T), CommandMailbox, CommandMailboxDMA); return (CommandStatus == DAC960_V2_NormalCompletion); } /* DAC960_V1_ReadControllerConfiguration reads the Configuration Information from DAC960 V1 Firmware Controllers and initializes the Controller structure. */ static boolean DAC960_V1_ReadControllerConfiguration(DAC960_Controller_T *Controller) { DAC960_V1_Enquiry2_T *Enquiry2; dma_addr_t Enquiry2DMA; DAC960_V1_Config2_T *Config2; dma_addr_t Config2DMA; int LogicalDriveNumber, Channel, TargetID; struct dma_loaf local_dma; if (!init_dma_loaf(Controller->PCIDevice, &local_dma, sizeof(DAC960_V1_Enquiry2_T) + sizeof(DAC960_V1_Config2_T))) return DAC960_Failure(Controller, "LOGICAL DEVICE ALLOCATION"); Enquiry2 = slice_dma_loaf(&local_dma, sizeof(DAC960_V1_Enquiry2_T), &Enquiry2DMA); Config2 = slice_dma_loaf(&local_dma, sizeof(DAC960_V1_Config2_T), &Config2DMA); if (!DAC960_V1_ExecuteType3(Controller, DAC960_V1_Enquiry, Controller->V1.NewEnquiryDMA)) { free_dma_loaf(Controller->PCIDevice, &local_dma); return DAC960_Failure(Controller, "ENQUIRY"); } memcpy(&Controller->V1.Enquiry, Controller->V1.NewEnquiry, sizeof(DAC960_V1_Enquiry_T)); if (!DAC960_V1_ExecuteType3(Controller, DAC960_V1_Enquiry2, Enquiry2DMA)) { free_dma_loaf(Controller->PCIDevice, &local_dma); return DAC960_Failure(Controller, "ENQUIRY2"); } if (!DAC960_V1_ExecuteType3(Controller, DAC960_V1_ReadConfig2, Config2DMA)) { free_dma_loaf(Controller->PCIDevice, &local_dma); return DAC960_Failure(Controller, "READ CONFIG2"); } if (!DAC960_V1_ExecuteType3(Controller, DAC960_V1_GetLogicalDriveInformation, Controller->V1.NewLogicalDriveInformationDMA)) { free_dma_loaf(Controller->PCIDevice, &local_dma); return DAC960_Failure(Controller, "GET LOGICAL DRIVE INFORMATION"); } memcpy(&Controller->V1.LogicalDriveInformation, Controller->V1.NewLogicalDriveInformation, sizeof(DAC960_V1_LogicalDriveInformationArray_T)); for (Channel = 0; Channel < Enquiry2->ActualChannels; Channel++) for (TargetID = 0; TargetID < Enquiry2->MaxTargets; TargetID++) { if (!DAC960_V1_ExecuteType3D(Controller, DAC960_V1_GetDeviceState, Channel, TargetID, Controller->V1.NewDeviceStateDMA)) { free_dma_loaf(Controller->PCIDevice, &local_dma); return DAC960_Failure(Controller, "GET DEVICE STATE"); } memcpy(&Controller->V1.DeviceState[Channel][TargetID], Controller->V1.NewDeviceState, sizeof(DAC960_V1_DeviceState_T)); } /* Initialize the Controller Model Name and Full Model Name fields. */ switch (Enquiry2->HardwareID.SubModel) { case DAC960_V1_P_PD_PU: if (Enquiry2->SCSICapability.BusSpeed == DAC960_V1_Ultra) strcpy(Controller->ModelName, "DAC960PU"); else strcpy(Controller->ModelName, "DAC960PD"); break; case DAC960_V1_PL: strcpy(Controller->ModelName, "DAC960PL"); break; case DAC960_V1_PG: strcpy(Controller->ModelName, "DAC960PG"); break; case DAC960_V1_PJ: strcpy(Controller->ModelName, "DAC960PJ"); break; case DAC960_V1_PR: strcpy(Controller->ModelName, "DAC960PR"); break; case DAC960_V1_PT: strcpy(Controller->ModelName, "DAC960PT"); break; case DAC960_V1_PTL0: strcpy(Controller->ModelName, "DAC960PTL0"); break; case DAC960_V1_PRL: strcpy(Controller->ModelName, "DAC960PRL"); break; case DAC960_V1_PTL1: strcpy(Controller->ModelName, "DAC960PTL1"); break; case DAC960_V1_1164P: strcpy(Controller->ModelName, "DAC1164P"); break; default: free_dma_loaf(Controller->PCIDevice, &local_dma); return DAC960_Failure(Controller, "MODEL VERIFICATION"); } strcpy(Controller->FullModelName, "Mylex "); strcat(Controller->FullModelName, Controller->ModelName); /* Initialize the Controller Firmware Version field and verify that it is a supported firmware version. The supported firmware versions are: DAC1164P 5.06 and above DAC960PTL/PRL/PJ/PG 4.06 and above DAC960PU/PD/PL 3.51 and above DAC960PU/PD/PL/P 2.73 and above */ #if defined(CONFIG_ALPHA) /* DEC Alpha machines were often equipped with DAC960 cards that were OEMed from Mylex, and had their own custom firmware. Version 2.70, the last custom FW revision to be released by DEC for these older controllers, appears to work quite well with this driver. Cards tested successfully were several versions each of the PD and PU, called by DEC the KZPSC and KZPAC, respectively, and having the Manufacturer Numbers (from Mylex), usually on a sticker on the back of the board, of: KZPSC: D040347 (1-channel) or D040348 (2-channel) or D040349 (3-channel) KZPAC: D040395 (1-channel) or D040396 (2-channel) or D040397 (3-channel) */ # define FIRMWARE_27X "2.70" #else # define FIRMWARE_27X "2.73" #endif if (Enquiry2->FirmwareID.MajorVersion == 0) { Enquiry2->FirmwareID.MajorVersion = Controller->V1.Enquiry.MajorFirmwareVersion; Enquiry2->FirmwareID.MinorVersion = Controller->V1.Enquiry.MinorFirmwareVersion; Enquiry2->FirmwareID.FirmwareType = '0'; Enquiry2->FirmwareID.TurnID = 0; } sprintf(Controller->FirmwareVersion, "%d.%02d-%c-%02d", Enquiry2->FirmwareID.MajorVersion, Enquiry2->FirmwareID.MinorVersion, Enquiry2->FirmwareID.FirmwareType, Enquiry2->FirmwareID.TurnID); if (!((Controller->FirmwareVersion[0] == '5' && strcmp(Controller->FirmwareVersion, "5.06") >= 0) || (Controller->FirmwareVersion[0] == '4' && strcmp(Controller->FirmwareVersion, "4.06") >= 0) || (Controller->FirmwareVersion[0] == '3' && strcmp(Controller->FirmwareVersion, "3.51") >= 0) || (Controller->FirmwareVersion[0] == '2' && strcmp(Controller->FirmwareVersion, FIRMWARE_27X) >= 0))) { DAC960_Failure(Controller, "FIRMWARE VERSION VERIFICATION"); DAC960_Error("Firmware Version = '%s'\n", Controller, Controller->FirmwareVersion); free_dma_loaf(Controller->PCIDevice, &local_dma); return false; } /* Initialize the Controller Channels, Targets, Memory Size, and SAF-TE Enclosure Management Enabled fields. */ Controller->Channels = Enquiry2->ActualChannels; Controller->Targets = Enquiry2->MaxTargets; Controller->MemorySize = Enquiry2->MemorySize >> 20; Controller->V1.SAFTE_EnclosureManagementEnabled = (Enquiry2->FaultManagementType == DAC960_V1_SAFTE); /* Initialize the Controller Queue Depth, Driver Queue Depth, Logical Drive Count, Maximum Blocks per Command, Controller Scatter/Gather Limit, and Driver Scatter/Gather Limit. The Driver Queue Depth must be at most one less than the Controller Queue Depth to allow for an automatic drive rebuild operation. */ Controller->ControllerQueueDepth = Controller->V1.Enquiry.MaxCommands; Controller->DriverQueueDepth = Controller->ControllerQueueDepth - 1; if (Controller->DriverQueueDepth > DAC960_MaxDriverQueueDepth) Controller->DriverQueueDepth = DAC960_MaxDriverQueueDepth; Controller->LogicalDriveCount = Controller->V1.Enquiry.NumberOfLogicalDrives; Controller->MaxBlocksPerCommand = Enquiry2->MaxBlocksPerCommand; Controller->ControllerScatterGatherLimit = Enquiry2->MaxScatterGatherEntries; Controller->DriverScatterGatherLimit = Controller->ControllerScatterGatherLimit; if (Controller->DriverScatterGatherLimit > DAC960_V1_ScatterGatherLimit) Controller->DriverScatterGatherLimit = DAC960_V1_ScatterGatherLimit; /* Initialize the Stripe Size, Segment Size, and Geometry Translation. */ Controller->V1.StripeSize = Config2->BlocksPerStripe * Config2->BlockFactor >> (10 - DAC960_BlockSizeBits); Controller->V1.SegmentSize = Config2->BlocksPerCacheLine * Config2->BlockFactor >> (10 - DAC960_BlockSizeBits); switch (Config2->DriveGeometry) { case DAC960_V1_Geometry_128_32: Controller->V1.GeometryTranslationHeads = 128; Controller->V1.GeometryTranslationSectors = 32; break; case DAC960_V1_Geometry_255_63: Controller->V1.GeometryTranslationHeads = 255; Controller->V1.GeometryTranslationSectors = 63; break; default: free_dma_loaf(Controller->PCIDevice, &local_dma); return DAC960_Failure(Controller, "CONFIG2 DRIVE GEOMETRY"); } /* Initialize the Background Initialization Status. */ if ((Contro