aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-i386
ModeNameSize
-rw-r--r--8253pit.h159logstatsplainblame
-rw-r--r--Kbuild189logstatsplainblame
-rw-r--r--a.out.h764logstatsplainblame
-rw-r--r--acpi.h4499logstatsplainblame
-rw-r--r--agp.h1143logstatsplainblame
-rw-r--r--alternative-asm.i149logstatsplainblame
-rw-r--r--alternative.h4513logstatsplainblame
-rw-r--r--apic.h3281logstatsplainblame
-rw-r--r--apicdef.h9430logstatsplainblame
-rw-r--r--arch_hooks.h798logstatsplainblame
-rw-r--r--atomic.h5896logstatsplainblame
-rw-r--r--auxvec.h237logstatsplainblame
-rw-r--r--bitops.h10390logstatsplainblame
-rw-r--r--boot.h589logstatsplainblame
-rw-r--r--bug.h516logstatsplainblame
-rw-r--r--bugs.h5015logstatsplainblame
-rw-r--r--byteorder.h1301logstatsplainblame
-rw-r--r--cache.h295logstatsplainblame
-rw-r--r--cacheflush.h1340logstatsplainblame
-rw-r--r--checksum.h4768logstatsplainblame
-rw-r--r--cpu.h461logstatsplainblame
-rw-r--r--cpufeature.h7745logstatsplainblame
-rw-r--r--cputime.h115logstatsplainblame
-rw-r--r--current.h278logstatsplainblame
-rw-r--r--debugreg.h2753logstatsplainblame
-rw-r--r--delay.h1093logstatsplainblame
-rw-r--r--desc.h6029logstatsplainblame
-rw-r--r--device.h255logstatsplainblame
-rw-r--r--div64.h1179logstatsplainblame
-rw-r--r--dma-mapping.h4249logstatsplainblame
-rw-r--r--dma.h9811logstatsplainblame
-rw-r--r--dmi.h231logstatsplainblame
-rw-r--r--dwarf2.h1655logstatsplainblame
-rw-r--r--e820.h1376logstatsplainblame
-rw-r--r--edac.h423logstatsplainblame
-rw-r--r--elf.h7110logstatsplainblame
-rw-r--r--emergency-restart.h151logstatsplainblame
-rw-r--r--errno.h84logstatsplainblame
-rw-r--r--fcntl.h31logstatsplainblame
-rw-r--r--fixmap.h4617logstatsplainblame
-rw-r--r--floppy.h6633logstatsplainblame
-rw-r--r--frame.i453logstatsplainblame
-rw-r--r--futex.h3107logstatsplainblame
-rw-r--r--genapic.h3700logstatsplainblame
-rw-r--r--hardirq.h583logstatsplainblame
-rw-r--r--highmem.h2071logstatsplainblame
-rw-r--r--hpet.h3259logstatsplainblame
-rw-r--r--hw_irq.h1687logstatsplainblame
-rw-r--r--hypertransport.h1285logstatsplainblame
-rw-r--r--i387.h3867logstatsplainblame
-rw-r--r--i8253.h109logstatsplainblame
-rw-r--r--i8259.h505logstatsplainblame
-rw-r--r--ide.h1552logstatsplainblame
-rw-r--r--intel_arch_perfmon.h939logstatsplainblame
-rw-r--r--io.h10238logstatsplainblame
-rw-r--r--io_apic.h3190logstatsplainblame
-rw-r--r--ioctl.h31logstatsplainblame
-rw-r--r--ioctls.h2594logstatsplainblame
-rw-r--r--ipc.h29logstatsplainblame
-rw-r--r--ipcbuf.h628logstatsplainblame
-rw-r--r--irq.h1043logstatsplainblame
-rw-r--r--irq_regs.h545logstatsplainblame
-rw-r--r--irqflags.h2712logstatsplainblame
-rw-r--r--ist.h861logstatsplainblame
-rw-r--r--k8.h27logstatsplainblame
-rw-r--r--kdebug.h1119logstatsplainblame
-rw-r--r--kexec.h3448logstatsplainblame
-rw-r--r--kmap_types.h433logstatsplainblame
-rw-r--r--kprobes.h2879logstatsplainblame
-rw-r--r--ldt.h704logstatsplainblame
-rw-r--r--linkage.h391logstatsplainblame
-rw-r--r--local.h2201logstatsplainblame
d---------mach-bigsmp160logstatsplain
d---------mach-default807logstatsplain
d---------mach-es7000244logstatsplain
d---------mach-generic250logstatsplain
d---------mach-numaq244logstatsplain
d---------mach-summit250logstatsplain
d---------mach-visws353logstatsplain
d---------mach-voyager159logstatsplain
-rw-r--r--math_emu.h768logstatsplainblame
-rw-r--r--mc146818rtc.h2627logstatsplainblame
-rw-r--r--mca.h1234logstatsplainblame
-rw-r--r--mca_dma.h5227logstatsplainblame
-rw-r--r--mce.h121logstatsplainblame
-rw-r--r--mman.h616logstatsplainblame
-rw-r--r--mmu.h314logstatsplainblame
-rw-r--r--mmu_context.h1690logstatsplainblame
-rw-r--r--mmx.h270logstatsplainblame
-rw-r--r--mmzone.h3705logstatsplainblame
-rw-r--r--module.h2014logstatsplainblame
-rw-r--r--mpspec.h3001logstatsplainblame
-rw-r--r--mpspec_def.h4440logstatsplainblame
-rw-r--r--msgbuf.h975logstatsplainblame
-rw-r--r--msidef.h1487logstatsplainblame
-rw-r--r--msr.h9028logstatsplainblame
-rw-r--r--mtrr.h3945logstatsplainblame
-rw-r--r--mutex.h3997logstatsplainblame
-rw-r--r--namei.h372logstatsplainblame
-rw-r--r--nmi.h1422logstatsplainblame
-rw-r--r--numa.h27logstatsplainblame
-rw-r--r--numaq.h5994logstatsplainblame
-rw-r--r--page.h4418logstatsplainblame
-rw-r--r--param.h430logstatsplainblame
-rw-r--r--paravirt.h14859logstatsplainblame
-rw-r--r--parport.h507logstatsplainblame
-rw-r--r--pci-direct.h35logstatsplainblame
-rw-r--r--pci.h3211logstatsplainblame
-rw-r--r--pda.h2818logstatsplainblame
-rw-r--r--percpu.h658logstatsplainblame
-rw-r--r--pgalloc.h1234logstatsplainblame
-rw-r--r--pgtable-2level-defs.h338logstatsplainblame
-rw-r--r--pgtable-2level.h2205logstatsplainblame
-rw-r--r--pgtable-3level-defs.h441logstatsplainblame
-rw-r--r--pgtable-3level.h5136logstatsplainblame
-rw-r--r--pgtable.h17433logstatsplainblame
-rw-r--r--poll.h541logstatsplainblame
-rw-r--r--posix_types.h2427logstatsplainblame
-rw-r--r--processor.h20362logstatsplainblame
-rw-r--r--ptrace-abi.h812logstatsplainblame
-rw-r--r--ptrace.h1384logstatsplainblame
-rw-r--r--resource.h93logstatsplainblame
-rw-r--r--rtc.h138logstatsplainblame
-rw-r--r--rwlock.h684logstatsplainblame
-rw-r--r--rwsem.h6957logstatsplainblame
-rw-r--r--scatterlist.h567logstatsplainblame
-rw-r--r--seccomp.h331logstatsplainblame
-rw-r--r--sections.h126logstatsplainblame
-rw-r--r--segment.h4034logstatsplainblame
-rw-r--r--semaphore.h4812logstatsplainblame
-rw-r--r--sembuf.h697logstatsplainblame
-rw-r--r--serial.h1005logstatsplainblame
-rw-r--r--setup.h2945logstatsplainblame
-rw-r--r--shmbuf.h1164logstatsplainblame
-rw-r--r--shmparam.h155logstatsplainblame
-rw-r--r--sigcontext.h1989logstatsplainblame
-rw-r--r--siginfo.h90logstatsplainblame
-rw-r--r--signal.h5184logstatsplainblame
-rw-r--r--smp.h2561logstatsplainblame
-rw-r--r--socket.h1155logstatsplainblame
-rw-r--r--sockios.h277logstatsplainblame
-rw-r--r--sparsemem.h786logstatsplainblame
-rw-r--r--spinlock.h5190logstatsplainblame
-rw-r--r--spinlock_types.h362logstatsplainblame
-rw-r--r--srat.h1220logstatsplainblame
-rw-r--r--stacktrace.h35logstatsplainblame
-rw-r--r--stat.h1592logstatsplainblame
-rw-r--r--statfs.h87logstatsplainblame
-rw-r--r--string.h11151logstatsplainblame
-rw-r--r--suspend.h1265logstatsplainblame
-rw-r--r--sync_bitops.h4357logstatsplainblame
-rw-r--r--system.h14416logstatsplainblame
-rw-r--r--termbits.h3817logstatsplainblame
-rw-r--r--termios.h3179logstatsplainblame
-rw-r--r--therm_throt.h206logstatsplainblame
-rw-r--r--thread_info.h5263logstatsplainblame
-rw-r--r--time.h733logstatsplainblame
-rw-r--r--timer.h297logstatsplainblame
-rw-r--r--timex.h457logstatsplainblame
-rw-r--r--tlb.h427logstatsplainblame
-rw-r--r--tlbflush.h3943logstatsplainblame
-rw-r--r--topology.h3414logstatsplainblame
-rw-r--r--tsc.h1100logstatsplainblame
-rw-r--r--types.h1154logstatsplainblame
-rw-r--r--uaccess.h18176logstatsplainblame
-rw-r--r--ucontext.h280logstatsplainblame
-rw-r--r--unaligned.h1191logstatsplainblame
-rw-r--r--unistd.h10450logstatsplainblame
-rw-r--r--unwind.h2880logstatsplainblame
-rw-r--r--user.h4895logstatsplainblame
-rw-r--r--vga.h379logstatsplainblame
-rw-r--r--vic.h1921logstatsplainblame
-rw-r--r--vm86.h5749logstatsplainblame
-rw-r--r--voyager.h15717logstatsplainblame
-rw-r--r--xor.h21549logstatsplainblame
">, BQ27XXX_O_UTOT | BQ27XXX_O_CFGUP | BQ27XXX_O_RAM), [BQ27441] = BQ27XXX_DATA(bq27441, 0x80008000, BQ27XXX_O_UTOT | BQ27XXX_O_CFGUP | BQ27XXX_O_RAM), [BQ27621] = BQ27XXX_DATA(bq27621, 0x80008000, BQ27XXX_O_UTOT | BQ27XXX_O_CFGUP | BQ27XXX_O_RAM), }; static DEFINE_MUTEX(bq27xxx_list_lock); static LIST_HEAD(bq27xxx_battery_devices); #define BQ27XXX_MSLEEP(i) usleep_range((i)*1000, (i)*1000+500) #define BQ27XXX_DM_SZ 32 /** * struct bq27xxx_dm_buf - chip data memory buffer * @class: data memory subclass_id * @block: data memory block number * @data: data from/for the block * @has_data: true if data has been filled by read * @dirty: true if data has changed since last read/write * * Encapsulates info required to manage chip data memory blocks. */ struct bq27xxx_dm_buf { u8 class; u8 block; u8 data[BQ27XXX_DM_SZ]; bool has_data, dirty; }; #define BQ27XXX_DM_BUF(di, i) { \ .class = (di)->dm_regs[i].subclass_id, \ .block = (di)->dm_regs[i].offset / BQ27XXX_DM_SZ, \ } static inline u16 *bq27xxx_dm_reg_ptr(struct bq27xxx_dm_buf *buf, struct bq27xxx_dm_reg *reg) { if (buf->class == reg->subclass_id && buf->block == reg->offset / BQ27XXX_DM_SZ) return (u16 *) (buf->data + reg->offset % BQ27XXX_DM_SZ); return NULL; } static const char * const bq27xxx_dm_reg_name[] = { [BQ27XXX_DM_DESIGN_CAPACITY] = "design-capacity", [BQ27XXX_DM_DESIGN_ENERGY] = "design-energy", [BQ27XXX_DM_TERMINATE_VOLTAGE] = "terminate-voltage", }; static bool bq27xxx_dt_to_nvm = true; module_param_named(dt_monitored_battery_updates_nvm, bq27xxx_dt_to_nvm, bool, 0444); MODULE_PARM_DESC(dt_monitored_battery_updates_nvm, "Devicetree monitored-battery config updates data memory on NVM/flash chips.\n" "Users must set this =0 when installing a different type of battery!\n" "Default is =1." #ifndef CONFIG_BATTERY_BQ27XXX_DT_UPDATES_NVM "\nSetting this affects future kernel updates, not the current configuration." #endif ); static int poll_interval_param_set(const char *val, const struct kernel_param *kp) { struct bq27xxx_device_info *di; unsigned int prev_val = *(unsigned int *) kp->arg; int ret; ret = param_set_uint(val, kp); if (ret < 0 || prev_val == *(unsigned int *) kp->arg) return ret; mutex_lock(&bq27xxx_list_lock); list_for_each_entry(di, &bq27xxx_battery_devices, list) { cancel_delayed_work_sync(&di->work); schedule_delayed_work(&di->work, 0); } mutex_unlock(&bq27xxx_list_lock); return ret; } static const struct kernel_param_ops param_ops_poll_interval = { .get = param_get_uint, .set = poll_interval_param_set, }; static unsigned int poll_interval = 360; module_param_cb(poll_interval, &param_ops_poll_interval, &poll_interval, 0644); MODULE_PARM_DESC(poll_interval, "battery poll interval in seconds - 0 disables polling"); /* * Common code for BQ27xxx devices */ static inline int bq27xxx_read(struct bq27xxx_device_info *di, int reg_index, bool single) { int ret; if (!di || di->regs[reg_index] == INVALID_REG_ADDR) return -EINVAL; ret = di->bus.read(di, di->regs[reg_index], single); if (ret < 0) dev_dbg(di->dev, "failed to read register 0x%02x (index %d)\n", di->regs[reg_index], reg_index); return ret; } static inline int bq27xxx_write(struct bq27xxx_device_info *di, int reg_index, u16 value, bool single) { int ret; if (!di || di->regs[reg_index] == INVALID_REG_ADDR) return -EINVAL; if (!di->bus.write) return -EPERM; ret = di->bus.write(di, di->regs[reg_index], value, single); if (ret < 0) dev_dbg(di->dev, "failed to write register 0x%02x (index %d)\n", di->regs[reg_index], reg_index); return ret; } static inline int bq27xxx_read_block(struct bq27xxx_device_info *di, int reg_index, u8 *data, int len) { int ret; if (!di || di->regs[reg_index] == INVALID_REG_ADDR) return -EINVAL; if (!di->bus.read_bulk) return -EPERM; ret = di->bus.read_bulk(di, di->regs[reg_index], data, len); if (ret < 0) dev_dbg(di->dev, "failed to read_bulk register 0x%02x (index %d)\n", di->regs[reg_index], reg_index); return ret; } static inline int bq27xxx_write_block(struct bq27xxx_device_info *di, int reg_index, u8 *data, int len) { int ret; if (!di || di->regs[reg_index] == INVALID_REG_ADDR) return -EINVAL; if (!di->bus.write_bulk) return -EPERM; ret = di->bus.write_bulk(di, di->regs[reg_index], data, len); if (ret < 0) dev_dbg(di->dev, "failed to write_bulk register 0x%02x (index %d)\n", di->regs[reg_index], reg_index); return ret; } static int bq27xxx_battery_seal(struct bq27xxx_device_info *di) { int ret; ret = bq27xxx_write(di, BQ27XXX_REG_CTRL, BQ27XXX_SEALED, false); if (ret < 0) { dev_err(di->dev, "bus error on seal: %d\n", ret); return ret; } return 0; } static int bq27xxx_battery_unseal(struct bq27xxx_device_info *di) { int ret; if (di->unseal_key == 0) { dev_err(di->dev, "unseal failed due to missing key\n"); return -EINVAL; } ret = bq27xxx_write(di, BQ27XXX_REG_CTRL, (u16)(di->unseal_key >> 16), false); if (ret < 0) goto out; ret = bq27xxx_write(di, BQ27XXX_REG_CTRL, (u16)di->unseal_key, false); if (ret < 0) goto out; return 0; out: dev_err(di->dev, "bus error on unseal: %d\n", ret); return ret; } static u8 bq27xxx_battery_checksum_dm_block(struct bq27xxx_dm_buf *buf) { u16 sum = 0; int i; for (i = 0; i < BQ27XXX_DM_SZ; i++) sum += buf->data[i]; sum &= 0xff; return 0xff - sum; } static int bq27xxx_battery_read_dm_block(struct bq27xxx_device_info *di, struct bq27xxx_dm_buf *buf) { int ret; buf->has_data = false; ret = bq27xxx_write(di, BQ27XXX_DM_CLASS, buf->class, true); if (ret < 0) goto out; ret = bq27xxx_write(di, BQ27XXX_DM_BLOCK, buf->block, true); if (ret < 0) goto out; BQ27XXX_MSLEEP(1); ret = bq27xxx_read_block(di, BQ27XXX_DM_DATA, buf->data, BQ27XXX_DM_SZ); if (ret < 0) goto out; ret = bq27xxx_read(di, BQ27XXX_DM_CKSUM, true); if (ret < 0) goto out; if ((u8)ret != bq27xxx_battery_checksum_dm_block(buf)) { ret = -EINVAL; goto out; } buf->has_data = true; buf->dirty = false; return 0; out: dev_err(di->dev, "bus error reading chip memory: %d\n", ret); return ret; } static void bq27xxx_battery_update_dm_block(struct bq27xxx_device_info *di, struct bq27xxx_dm_buf *buf, enum bq27xxx_dm_reg_id reg_id, unsigned int val) { struct bq27xxx_dm_reg *reg = &di->dm_regs[reg_id]; const char *str = bq27xxx_dm_reg_name[reg_id]; u16 *prev = bq27xxx_dm_reg_ptr(buf, reg); if (prev == NULL) { dev_warn(di->dev, "buffer does not match %s dm spec\n", str); return; } if (reg->bytes != 2) { dev_warn(di->dev, "%s dm spec has unsupported byte size\n", str); return; } if (!buf->has_data) return; if (be16_to_cpup(prev) == val) { dev_info(di->dev, "%s has %u\n", str, val); return; } #ifdef CONFIG_BATTERY_BQ27XXX_DT_UPDATES_NVM if (!(di->opts & BQ27XXX_O_RAM) && !bq27xxx_dt_to_nvm) { #else if (!(di->opts & BQ27XXX_O_RAM)) { #endif /* devicetree and NVM differ; defer to NVM */ dev_warn(di->dev, "%s has %u; update to %u disallowed " #ifdef CONFIG_BATTERY_BQ27XXX_DT_UPDATES_NVM "by dt_monitored_battery_updates_nvm=0" #else "for flash/NVM data memory" #endif "\n", str, be16_to_cpup(prev), val); return; } dev_info(di->dev, "update %s to %u\n", str, val); *prev = cpu_to_be16(val); buf->dirty = true; } static int bq27xxx_battery_cfgupdate_priv(struct bq27xxx_device_info *di, bool active) { const int limit = 100; u16 cmd = active ? BQ27XXX_SET_CFGUPDATE : BQ27XXX_SOFT_RESET; int ret, try = limit; ret = bq27xxx_write(di, BQ27XXX_REG_CTRL, cmd, false); if (ret < 0) return ret; do { BQ27XXX_MSLEEP(25); ret = bq27xxx_read(di, BQ27XXX_REG_FLAGS, false); if (ret < 0) return ret; } while (!!(ret & BQ27XXX_FLAG_CFGUP) != active && --try); if (!try && di->chip != BQ27425) { // 425 has a bug dev_err(di->dev, "timed out waiting for cfgupdate flag %d\n", active); return -EINVAL; } if (limit - try > 3) dev_warn(di->dev, "cfgupdate %d, retries %d\n", active, limit - try); return 0; } static inline int bq27xxx_battery_set_cfgupdate(struct bq27xxx_device_info *di) { int ret = bq27xxx_battery_cfgupdate_priv(di, true); if (ret < 0 && ret != -EINVAL) dev_err(di->dev, "bus error on set_cfgupdate: %d\n", ret); return ret; } static inline int bq27xxx_battery_soft_reset(struct bq27xxx_device_info *di) { int ret = bq27xxx_battery_cfgupdate_priv(di, false); if (ret < 0 && ret != -EINVAL) dev_err(di->dev, "bus error on soft_reset: %d\n", ret); return ret; } static int bq27xxx_battery_write_dm_block(struct bq27xxx_device_info *di, struct bq27xxx_dm_buf *buf) { bool cfgup = di->opts & BQ27XXX_O_CFGUP; int ret; if (!buf->dirty) return 0; if (cfgup) { ret = bq27xxx_battery_set_cfgupdate(di); if (ret < 0) return ret; } ret = bq27xxx_write(di, BQ27XXX_DM_CTRL, 0, true); if (ret < 0) goto out; ret = bq27xxx_write(di, BQ27XXX_DM_CLASS, buf->class, true); if (ret < 0) goto out; ret = bq27xxx_write(di, BQ27XXX_DM_BLOCK, buf->block, true); if (ret < 0) goto out; BQ27XXX_MSLEEP(1); ret = bq27xxx_write_block(di, BQ27XXX_DM_DATA, buf->data, BQ27XXX_DM_SZ); if (ret < 0) goto out; ret = bq27xxx_write(di, BQ27XXX_DM_CKSUM, bq27xxx_battery_checksum_dm_block(buf), true); if (ret < 0) goto out; /* DO NOT read BQ27XXX_DM_CKSUM here to verify it! That may cause NVM * corruption on the '425 chip (and perhaps others), which can damage * the chip. */ if (cfgup) { BQ27XXX_MSLEEP(1); ret = bq27xxx_battery_soft_reset(di); if (ret < 0) return ret; } else { BQ27XXX_MSLEEP(100); /* flash DM updates in <100ms */ } buf->dirty = false; return 0; out: if (cfgup) bq27xxx_battery_soft_reset(di); dev_err(di->dev, "bus error writing chip memory: %d\n", ret); return ret; } static void bq27xxx_battery_set_config(struct bq27xxx_device_info *di, struct power_supply_battery_info *info) { struct bq27xxx_dm_buf bd = BQ27XXX_DM_BUF(di, BQ27XXX_DM_DESIGN_CAPACITY); struct bq27xxx_dm_buf bt = BQ27XXX_DM_BUF(di, BQ27XXX_DM_TERMINATE_VOLTAGE); bool updated; if (bq27xxx_battery_unseal(di) < 0) return; if (info->charge_full_design_uah != -EINVAL && info->energy_full_design_uwh != -EINVAL) { bq27xxx_battery_read_dm_block(di, &bd); /* assume design energy & capacity are in same block */ bq27xxx_battery_update_dm_block(di, &bd, BQ27XXX_DM_DESIGN_CAPACITY, info->charge_full_design_uah / 1000); bq27xxx_battery_update_dm_block(di, &bd, BQ27XXX_DM_DESIGN_ENERGY, info->energy_full_design_uwh / 1000); } if (info->voltage_min_design_uv != -EINVAL) { bool same = bd.class == bt.class && bd.block == bt.block; if (!same) bq27xxx_battery_read_dm_block(di, &bt); bq27xxx_battery_update_dm_block(di, same ? &bd : &bt, BQ27XXX_DM_TERMINATE_VOLTAGE, info->voltage_min_design_uv / 1000); } updated = bd.dirty || bt.dirty; bq27xxx_battery_write_dm_block(di, &bd); bq27xxx_battery_write_dm_block(di, &bt); bq27xxx_battery_seal(di); if (updated && !(di->opts & BQ27XXX_O_CFGUP)) { bq27xxx_write(di, BQ27XXX_REG_CTRL, BQ27XXX_RESET, false); BQ27XXX_MSLEEP(300); /* reset time is not documented */ } /* assume bq27xxx_battery_update() is called hereafter */ } static void bq27xxx_battery_settings(struct bq27xxx_device_info *di) { struct power_supply_battery_info info = {}; unsigned int min, max; if (power_supply_get_battery_info(di->bat, &info) < 0) return; if (!di->dm_regs) { dev_warn(di->dev, "data memory update not supported for chip\n"); return; } if (info.energy_full_design_uwh != info.charge_full_design_uah) { if (info.energy_full_design_uwh == -EINVAL) dev_warn(di->dev, "missing battery:energy-full-design-microwatt-hours\n"); else if (info.charge_full_design_uah == -EINVAL) dev_warn(di->dev, "missing battery:charge-full-design-microamp-hours\n"); } /* assume min == 0 */ max = di->dm_regs[BQ27XXX_DM_DESIGN_ENERGY].max; if (info.energy_full_design_uwh > max * 1000) { dev_err(di->dev, "invalid battery:energy-full-design-microwatt-hours %d\n", info.energy_full_design_uwh); info.energy_full_design_uwh = -EINVAL; } /* assume min == 0 */ max = di->dm_regs[BQ27XXX_DM_DESIGN_CAPACITY].max; if (info.charge_full_design_uah > max * 1000) { dev_err(di->dev, "invalid battery:charge-full-design-microamp-hours %d\n", info.charge_full_design_uah); info.charge_full_design_uah = -EINVAL; } min = di->dm_regs[BQ27XXX_DM_TERMINATE_VOLTAGE].min; max = di->dm_regs[BQ27XXX_DM_TERMINATE_VOLTAGE].max; if ((info.voltage_min_design_uv < min * 1000 || info.voltage_min_design_uv > max * 1000) && info.voltage_min_design_uv != -EINVAL) { dev_err(di->dev, "invalid battery:voltage-min-design-microvolt %d\n", info.voltage_min_design_uv); info.voltage_min_design_uv = -EINVAL; } if ((info.energy_full_design_uwh != -EINVAL && info.charge_full_design_uah != -EINVAL) || info.voltage_min_design_uv != -EINVAL) bq27xxx_battery_set_config(di, &info); } /* * Return the battery State-of-Charge * Or < 0 if something fails. */ static int bq27xxx_battery_read_soc(struct bq27xxx_device_info *di) { int soc; if (di->opts & BQ27XXX_O_ZERO) soc = bq27xxx_read(di, BQ27XXX_REG_SOC, true); else soc = bq27xxx_read(di, BQ27XXX_REG_SOC, false); if (soc < 0) dev_dbg(di->dev, "error reading State-of-Charge\n"); return soc; } /* * Return a battery charge value in µAh * Or < 0 if something fails. */ static int bq27xxx_battery_read_charge(struct bq27xxx_device_info *di, u8 reg) { int charge; charge = bq27xxx_read(di, reg, false); if (charge < 0) { dev_dbg(di->dev, "error reading charge register %02x: %d\n", reg, charge); return charge; } if (di->opts & BQ27XXX_O_ZERO) charge *= BQ27XXX_CURRENT_CONSTANT / BQ27XXX_RS; else charge *= 1000; return charge; } /* * Return the battery Nominal available capacity in µAh * Or < 0 if something fails. */ static inline int bq27xxx_battery_read_nac(struct bq27xxx_device_info *di) { int flags; if (di->opts & BQ27XXX_O_ZERO) { flags = bq27xxx_read(di, BQ27XXX_REG_FLAGS, true); if (flags >= 0 && (flags & BQ27000_FLAG_CI)) return -ENODATA; } return bq27xxx_battery_read_charge(di, BQ27XXX_REG_NAC); } /* * Return the battery Full Charge Capacity in µAh * Or < 0 if something fails. */ static inline int bq27xxx_battery_read_fcc(struct bq27xxx_device_info *di) { return bq27xxx_battery_read_charge(di, BQ27XXX_REG_FCC); } /* * Return the Design Capacity in µAh * Or < 0 if something fails. */ static int bq27xxx_battery_read_dcap(struct bq27xxx_device_info *di) { int dcap; if (di->opts & BQ27XXX_O_ZERO) dcap = bq27xxx_read(di, BQ27XXX_REG_DCAP, true); else dcap = bq27xxx_read(di, BQ27XXX_REG_DCAP, false); if (dcap < 0) { dev_dbg(di->dev, "error reading initial last measured discharge\n"); return dcap; } if (di->opts & BQ27XXX_O_ZERO) dcap = (dcap << 8) * BQ27XXX_CURRENT_CONSTANT / BQ27XXX_RS; else dcap *= 1000; return dcap; } /* * Return the battery Available energy in µWh * Or < 0 if something fails. */ static int bq27xxx_battery_read_energy(struct bq27xxx_device_info *di) { int ae; ae = bq27xxx_read(di, BQ27XXX_REG_AE, false); if (ae < 0) { dev_dbg(di->dev, "error reading available energy\n"); return ae; } if (di->opts & BQ27XXX_O_ZERO) ae *= BQ27XXX_POWER_CONSTANT / BQ27XXX_RS; else ae *= 1000; return ae; } /* * Return the battery temperature in tenths of degree Kelvin * Or < 0 if something fails. */ static int bq27xxx_battery_read_temperature(struct bq27xxx_device_info *di) { int temp; temp = bq27xxx_read(di, BQ27XXX_REG_TEMP, false); if (temp < 0) { dev_err(di->dev, "error reading temperature\n"); return temp; } if (di->opts & BQ27XXX_O_ZERO) temp = 5 * temp / 2; return temp; } /* * Return the battery Cycle count total * Or < 0 if something fails. */ static int bq27xxx_battery_read_cyct(struct bq27xxx_device_info *di) { int cyct; cyct = bq27xxx_read(di, BQ27XXX_REG_CYCT, false); if (cyct < 0) dev_err(di->dev, "error reading cycle count total\n"); return cyct; } /* * Read a time register. * Return < 0 if something fails. */ static int bq27xxx_battery_read_time(struct bq27xxx_device_info *di, u8 reg) { int tval; tval = bq27xxx_read(di, reg, false); if (tval < 0) { dev_dbg(di->dev, "error reading time register %02x: %d\n", reg, tval); return tval; } if (tval == 65535) return -ENODATA; return tval * 60; } /* * Read an average power register. * Return < 0 if something fails. */ static int bq27xxx_battery_read_pwr_avg(struct bq27xxx_device_info *di) { int tval; tval = bq27xxx_read(di, BQ27XXX_REG_AP, false); if (tval < 0) { dev_err(di->dev, "error reading average power register %02x: %d\n", BQ27XXX_REG_AP, tval); return tval; } if (di->opts & BQ27XXX_O_ZERO) return (tval * BQ27XXX_POWER_CONSTANT) / BQ27XXX_RS; else return tval; } /* * Returns true if a battery over temperature condition is detected */ static bool bq27xxx_battery_overtemp(struct bq27xxx_device_info *di, u16 flags) { if (di->opts & BQ27XXX_O_OTDC) return flags & (BQ27XXX_FLAG_OTC | BQ27XXX_FLAG_OTD); if (di->opts & BQ27XXX_O_UTOT) return flags & BQ27XXX_FLAG_OT; return false; } /* * Returns true if a battery under temperature condition is detected */ static bool bq27xxx_battery_undertemp(struct bq27xxx_device_info *di, u16 flags) { if (di->opts & BQ27XXX_O_UTOT) return flags & BQ27XXX_FLAG_UT; return false; } /* * Returns true if a low state of charge condition is detected */ static bool bq27xxx_battery_dead(struct bq27xxx_device_info *di, u16 flags) { if (di->opts & BQ27XXX_O_ZERO) return flags & (BQ27000_FLAG_EDV1 | BQ27000_FLAG_EDVF); else return flags & (BQ27XXX_FLAG_SOC1 | BQ27XXX_FLAG_SOCF); } static int bq27xxx_battery_read_health(struct bq27xxx_device_info *di) { /* Unlikely but important to return first */ if (unlikely(bq27xxx_battery_overtemp(di, di->cache.flags))) return POWER_SUPPLY_HEALTH_OVERHEAT; if (unlikely(bq27xxx_battery_undertemp(di, di->cache.flags))) return POWER_SUPPLY_HEALTH_COLD; if (unlikely(bq27xxx_battery_dead(di, di->cache.flags))) return POWER_SUPPLY_HEALTH_DEAD; return POWER_SUPPLY_HEALTH_GOOD; } void bq27xxx_battery_update(struct bq27xxx_device_info *di) { struct bq27xxx_reg_cache cache = {0, }; bool has_ci_flag = di->opts & BQ27XXX_O_ZERO; bool has_singe_flag = di->opts & BQ27XXX_O_ZERO; cache.flags = bq27xxx_read(di, BQ27XXX_REG_FLAGS, has_singe_flag); if ((cache.flags & 0xff) == 0xff) cache.flags = -1; /* read error */ if (cache.flags >= 0) { cache.temperature = bq27xxx_battery_read_temperature(di); if (has_ci_flag && (cache.flags & BQ27000_FLAG_CI)) { dev_info_once(di->dev, "battery is not calibrated! ignoring capacity values\n"); cache.capacity = -ENODATA; cache.energy = -ENODATA; cache.time_to_empty = -ENODATA; cache.time_to_empty_avg = -ENODATA; cache.time_to_full = -ENODATA; cache.charge_full = -ENODATA; cache.health = -ENODATA; } else { if (di->regs[BQ27XXX_REG_TTE] != INVALID_REG_ADDR) cache.time_to_empty = bq27xxx_battery_read_time(di, BQ27XXX_REG_TTE); if (di->regs[BQ27XXX_REG_TTECP] != INVALID_REG_ADDR) cache.time_to_empty_avg = bq27xxx_battery_read_time(di, BQ27XXX_REG_TTECP); if (di->regs[BQ27XXX_REG_TTF] != INVALID_REG_ADDR) cache.time_to_full = bq27xxx_battery_read_time(di, BQ27XXX_REG_TTF); cache.charge_full = bq27xxx_battery_read_fcc(di); cache.capacity = bq27xxx_battery_read_soc(di); if (di->regs[BQ27XXX_REG_AE] != INVALID_REG_ADDR) cache.energy = bq27xxx_battery_read_energy(di); di->cache.flags = cache.flags; cache.health = bq27xxx_battery_read_health(di); } if (di->regs[BQ27XXX_REG_CYCT] != INVALID_REG_ADDR) cache.cycle_count = bq27xxx_battery_read_cyct(di); if (di->regs[BQ27XXX_REG_AP] != INVALID_REG_ADDR) cache.power_avg = bq27xxx_battery_read_pwr_avg(di); /* We only have to read charge design full once */ if (di->charge_design_full <= 0) di->charge_design_full = bq27xxx_battery_read_dcap(di); } if ((di->cache.capacity != cache.capacity) || (di->cache.flags != cache.flags)) power_supply_changed(di->bat); if (memcmp(&di->cache, &cache, sizeof(cache)) != 0) di->cache = cache; di->last_update = jiffies; } EXPORT_SYMBOL_GPL(bq27xxx_battery_update); static void bq27xxx_battery_poll(struct work_struct *work) { struct bq27xxx_device_info *di = container_of(work, struct bq27xxx_device_info, work.work); bq27xxx_battery_update(di); if (poll_interval > 0) schedule_delayed_work(&di->work, poll_interval * HZ); } /* * Return the battery average current in µA * Note that current can be negative signed as well * Or 0 if something fails. */ static int bq27xxx_battery_current(struct bq27xxx_device_info *di, union power_supply_propval *val) { int curr; int flags; curr = bq27xxx_read(di, BQ27XXX_REG_AI, false); if (curr < 0) { dev_err(di->dev, "error reading current\n"); return curr; } if (di->opts & BQ27XXX_O_ZERO) { flags = bq27xxx_read(di, BQ27XXX_REG_FLAGS, true); if (flags & BQ27000_FLAG_CHGS) { dev_dbg(di->dev, "negative current!\n"); curr = -curr; } val->intval = curr * BQ27XXX_CURRENT_CONSTANT / BQ27XXX_RS; } else { /* Other gauges return signed value */ val->intval = (int)((s16)curr) * 1000; } return 0; } static int bq27xxx_battery_status(struct bq27xxx_device_info *di, union power_supply_propval *val) { int status; if (di->opts & BQ27XXX_O_ZERO) { if (di->cache.flags & BQ27000_FLAG_FC) status = POWER_SUPPLY_STATUS_FULL; else if (di->cache.flags & BQ27000_FLAG_CHGS) status = POWER_SUPPLY_STATUS_CHARGING; else if (power_supply_am_i_supplied(di->bat) > 0) status = POWER_SUPPLY_STATUS_NOT_CHARGING; else status = POWER_SUPPLY_STATUS_DISCHARGING; } else { if (di->cache.flags & BQ27XXX_FLAG_FC) status = POWER_SUPPLY_STATUS_FULL; else if (di->cache.flags & BQ27XXX_FLAG_DSC) status = POWER_SUPPLY_STATUS_DISCHARGING; else status = POWER_SUPPLY_STATUS_CHARGING; } val->intval = status; return 0; } static int bq27xxx_battery_capacity_level(struct bq27xxx_device_info *di, union power_supply_propval *val) { int level; if (di->opts & BQ27XXX_O_ZERO) { if (di->cache.flags & BQ27000_FLAG_FC) level = POWER_SUPPLY_CAPACITY_LEVEL_FULL; else if (di->cache.flags & BQ27000_FLAG_EDV1) level = POWER_SUPPLY_CAPACITY_LEVEL_LOW; else if (di->cache.flags & BQ27000_FLAG_EDVF) level = POWER_SUPPLY_CAPACITY_LEVEL_CRITICAL; else level = POWER_SUPPLY_CAPACITY_LEVEL_NORMAL; } else { if (di->cache.flags & BQ27XXX_FLAG_FC) level = POWER_SUPPLY_CAPACITY_LEVEL_FULL; else if (di->cache.flags & BQ27XXX_FLAG_SOC1) level = POWER_SUPPLY_CAPACITY_LEVEL_LOW; else if (di->cache.flags & BQ27XXX_FLAG_SOCF) level = POWER_SUPPLY_CAPACITY_LEVEL_CRITICAL; else level = POWER_SUPPLY_CAPACITY_LEVEL_NORMAL; } val->intval = level; return 0; } /* * Return the battery Voltage in millivolts * Or < 0 if something fails. */ static int bq27xxx_battery_voltage(struct bq27xxx_device_info *di, union power_supply_propval *val) { int volt; volt = bq27xxx_read(di, BQ27XXX_REG_VOLT, false); if (volt < 0) { dev_err(di->dev, "error reading voltage\n"); return volt; } val->intval = volt * 1000; return 0; } static int bq27xxx_simple_value(int value, union power_supply_propval *val) { if (value < 0) return value; val->intval = value; return 0; } static int bq27xxx_battery_get_property(struct power_supply *psy, enum power_supply_property psp, union power_supply_propval *val) { int ret = 0; struct bq27xxx_device_info *di = power_supply_get_drvdata(psy); mutex_lock(&di->lock); if (time_is_before_jiffies(di->last_update + 5 * HZ)) { cancel_delayed_work_sync(&di->work); bq27xxx_battery_poll(&di->work.work); } mutex_unlock(&di->lock); if (psp != POWER_SUPPLY_PROP_PRESENT && di->cache.flags < 0) return -ENODEV; switch (psp) { case POWER_SUPPLY_PROP_STATUS: ret = bq27xxx_battery_status(di, val); break; case POWER_SUPPLY_PROP_VOLTAGE_NOW: ret = bq27xxx_battery_voltage(di, val); break; case POWER_SUPPLY_PROP_PRESENT: val->intval = di->cache.flags < 0 ? 0 : 1; break; case POWER_SUPPLY_PROP_CURRENT_NOW: ret = bq27xxx_battery_current(di, val); break; case POWER_SUPPLY_PROP_CAPACITY: ret = bq27xxx_simple_value(di->cache.capacity, val); break; case POWER_SUPPLY_PROP_CAPACITY_LEVEL: ret = bq27xxx_battery_capacity_level(di, val); break; case POWER_SUPPLY_PROP_TEMP: ret = bq27xxx_simple_value(di->cache.temperature, val); if (ret == 0) val->intval -= 2731; /* convert decidegree k to c */ break; case POWER_SUPPLY_PROP_TIME_TO_EMPTY_NOW: ret = bq27xxx_simple_value(di->cache.time_to_empty, val); break; case POWER_SUPPLY_PROP_TIME_TO_EMPTY_AVG: ret = bq27xxx_simple_value(di->cache.time_to_empty_avg, val); break; case POWER_SUPPLY_PROP_TIME_TO_FULL_NOW: ret = bq27xxx_simple_value(di->cache.time_to_full, val); break; case POWER_SUPPLY_PROP_TECHNOLOGY: val->intval = POWER_SUPPLY_TECHNOLOGY_LION; break; case POWER_SUPPLY_PROP_CHARGE_NOW: ret = bq27xxx_simple_value(bq27xxx_battery_read_nac(di), val); break; case POWER_SUPPLY_PROP_CHARGE_FULL: ret = bq27xxx_simple_value(di->cache.charge_full, val); break; case POWER_SUPPLY_PROP_CHARGE_FULL_DESIGN: ret = bq27xxx_simple_value(di->charge_design_full, val); break; /* * TODO: Implement these to make registers set from * power_supply_battery_info visible in sysfs. */ case POWER_SUPPLY_PROP_ENERGY_FULL_DESIGN: case POWER_SUPPLY_PROP_VOLTAGE_MIN_DESIGN: return -EINVAL; case POWER_SUPPLY_PROP_CYCLE_COUNT: ret = bq27xxx_simple_value(di->cache.cycle_count, val); break; case POWER_SUPPLY_PROP_ENERGY_NOW: ret = bq27xxx_simple_value(di->cache.energy, val); break; case POWER_SUPPLY_PROP_POWER_AVG: ret = bq27xxx_simple_value(di->cache.power_avg, val); break; case POWER_SUPPLY_PROP_HEALTH: ret = bq27xxx_simple_value(di->cache.health, val); break; case POWER_SUPPLY_PROP_MANUFACTURER: val->strval = BQ27XXX_MANUFACTURER; break; default: return -EINVAL; } return ret; } static void bq27xxx_external_power_changed(struct power_supply *psy) { struct bq27xxx_device_info *di = power_supply_get_drvdata(psy); cancel_delayed_work_sync(&di->work); schedule_delayed_work(&di->work, 0); } int bq27xxx_battery_setup(struct bq27xxx_device_info *di) { struct power_supply_desc *psy_desc; struct power_supply_config psy_cfg = { .of_node = di->dev->of_node, .drv_data = di, }; INIT_DELAYED_WORK(&di->work, bq27xxx_battery_poll); mutex_init(&di->lock); di->regs = bq27xxx_chip_data[di->chip].regs; di->unseal_key = bq27xxx_chip_data[di->chip].unseal_key; di->dm_regs = bq27xxx_chip_data[di->chip].dm_regs; di->opts = bq27xxx_chip_data[di->chip].opts; psy_desc = devm_kzalloc(di->dev, sizeof(*psy_desc), GFP_KERNEL); if (!psy_desc) return -ENOMEM; psy_desc->name = di->name; psy_desc->type = POWER_SUPPLY_TYPE_BATTERY; psy_desc->properties = bq27xxx_chip_data[di->chip].props; psy_desc->num_properties = bq27xxx_chip_data[di->chip].props_size; psy_desc->get_property = bq27xxx_battery_get_property; psy_desc->external_power_changed = bq27xxx_external_power_changed; di->bat = power_supply_register_no_ws(di->dev, psy_desc, &psy_cfg); if (IS_ERR(di->bat)) { dev_err(di->dev, "failed to register battery\n"); return PTR_ERR(di->bat); } bq27xxx_battery_settings(di); bq27xxx_battery_update(di); mutex_lock(&bq27xxx_list_lock); list_add(&di->list, &bq27xxx_battery_devices); mutex_unlock(&bq27xxx_list_lock); return 0; } EXPORT_SYMBOL_GPL(bq27xxx_battery_setup); void bq27xxx_battery_teardown(struct bq27xxx_device_info *di) { /* * power_supply_unregister call bq27xxx_battery_get_property which * call bq27xxx_battery_poll. * Make sure that bq27xxx_battery_poll will not call * schedule_delayed_work again after unregister (which cause OOPS). */ poll_interval = 0; cancel_delayed_work_sync(&di->work); power_supply_unregister(di->bat); mutex_lock(&bq27xxx_list_lock); list_del(&di->list); mutex_unlock(&bq27xxx_list_lock); mutex_destroy(&di->lock); } EXPORT_SYMBOL_GPL(bq27xxx_battery_teardown); MODULE_AUTHOR("Rodolfo Giometti <giometti@linux.it>"); MODULE_DESCRIPTION("BQ27xxx battery monitor driver"); MODULE_LICENSE("GPL");