1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
|
/*
* Driver for it913x Frontend
*
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
*
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.=
*/
#ifndef IT913X_FE_H
#define IT913X_FE_H
#include <linux/dvb/frontend.h>
#include "dvb_frontend.h"
struct ite_config {
u8 chip_ver;
u16 chip_type;
u32 firmware;
u8 firmware_ver;
u8 adc_x2;
u8 tuner_id_0;
u8 tuner_id_1;
u8 dual_mode;
u8 adf;
/* option to read SIGNAL_LEVEL */
u8 read_slevel;
};
#if defined(CONFIG_DVB_IT913X_FE) || (defined(CONFIG_DVB_IT913X_FE_MODULE) && \
defined(MODULE))
extern struct dvb_frontend *it913x_fe_attach(struct i2c_adapter *i2c_adap,
u8 i2c_addr, struct ite_config *config);
#else
static inline struct dvb_frontend *it913x_fe_attach(
struct i2c_adapter *i2c_adap,
u8 i2c_addr, struct ite_config *config)
{
printk(KERN_WARNING "%s: driver disabled by Kconfig\n", __func__);
return NULL;
}
#endif /* CONFIG_IT913X_FE */
#define I2C_BASE_ADDR 0x10
#define DEV_0 0x0
#define DEV_1 0x10
#define PRO_LINK 0x0
#define PRO_DMOD 0x1
#define DEV_0_DMOD (PRO_DMOD << 0x7)
#define DEV_1_DMOD (DEV_0_DMOD | DEV_1)
#define CHIP2_I2C_ADDR 0x3a
#define AFE_MEM0 0xfb24
#define MP2_SW_RST 0xf99d
#define MP2IF2_SW_RST 0xf9a4
#define PADODPU 0xd827
#define THIRDODPU 0xd828
#define AGC_O_D 0xd829
#define EP0_TX_EN 0xdd11
#define EP0_TX_NAK 0xdd13
#define EP4_TX_LEN_LSB 0xdd88
#define EP4_TX_LEN_MSB 0xdd89
#define EP4_MAX_PKT 0xdd0c
#define EP5_TX_LEN_LSB 0xdd8a
#define EP5_TX_LEN_MSB 0xdd8b
#define EP5_MAX_PKT 0xdd0d
#define IO_MUX_POWER_CLK 0xd800
#define CLK_O_EN 0xd81a
#define I2C_CLK 0xf103
#define I2C_CLK_100 0x7
#define I2C_CLK_400 0x1a
#define D_TPSD_LOCK 0xf5a9
#define MP2IF2_EN 0xf9a3
#define MP2IF_SERIAL 0xf985
#define TSIS_ENABLE 0xf9cd
#define MP2IF2_HALF_PSB 0xf9a5
#define MP2IF_STOP_EN 0xf9b5
#define MPEG_FULL_SPEED 0xf990
#define TOP_HOSTB_SER_MODE 0xd91c
#define PID_RST 0xf992
#define PID_EN 0xf993
#define PID_INX_EN 0xf994
#define PID_INX 0xf995
#define PID_LSB 0xf996
#define PID_MSB 0xf997
#define MP2IF_MPEG_PAR_MODE 0xf986
#define DCA_UPPER_CHIP 0xf731
#define DCA_LOWER_CHIP 0xf732
#define DCA_PLATCH 0xf730
#define DCA_FPGA_LATCH 0xf778
#define DCA_STAND_ALONE 0xf73c
#define DCA_ENABLE 0xf776
#define DVBT_INTEN 0xf41f
#define DVBT_ENABLE 0xf41a
#define HOSTB_DCA_LOWER 0xd91f
#define HOSTB_MPEG_PAR_MODE 0xd91b
#define HOSTB_MPEG_SER_MODE 0xd91c
#define HOSTB_MPEG_SER_DO7 0xd91d
#define HOSTB_DCA_UPPER 0xd91e
#define PADMISCDR2 0xd830
#define PADMISCDR4 0xd831
#define PADMISCDR8 0xd832
#define PADMISCDRSR 0xd833
#define LOCK3_OUT 0xd8fd
#define GPIOH1_O 0xd8af
#define GPIOH1_EN 0xd8b0
#define GPIOH1_ON 0xd8b1
#define GPIOH3_O 0xd8b3
#define GPIOH3_EN 0xd8b4
#define GPIOH3_ON 0xd8b5
#define GPIOH5_O 0xd8bb
#define GPIOH5_EN 0xd8bc
#define GPIOH5_ON 0xd8bd
#define AFE_MEM0 0xfb24
#define REG_TPSD_TX_MODE 0xf900
#define REG_TPSD_GI 0xf901
#define REG_TPSD_HIER 0xf902
#define REG_TPSD_CONST 0xf903
#define REG_BW 0xf904
#define REG_PRIV 0xf905
#define REG_TPSD_HP_CODE 0xf906
#define REG_TPSD_LP_CODE 0xf907
#define MP2IF_SYNC_LK 0xf999
#define ADC_FREQ 0xf1cd
#define TRIGGER_OFSM 0x0000
/* COEFF Registers start at 0x0001 to 0x0020 */
#define COEFF_1_2048 0x0001
#define XTAL_CLK 0x0025
#define BFS_FCW 0x0029
/* Error Regs */
#define RSD_ABORT_PKT_LSB 0x0032
#define RSD_ABORT_PKT_MSB 0x0033
#define RSD_BIT_ERR_0_7 0x0034
#define RSD_BIT_ERR_8_15 0x0035
#define RSD_BIT_ERR_23_16 0x0036
#define RSD_BIT_COUNT_LSB 0x0037
#define RSD_BIT_COUNT_MSB 0x0038
#define TPSD_LOCK 0x003c
#define TRAINING_MODE 0x0040
#define ADC_X_2 0x0045
#define TUNER_ID 0x0046
#define EMPTY_CHANNEL_STATUS 0x0047
#define SIGNAL_LEVEL 0x0048
#define SIGNAL_QUALITY 0x0049
#define EST_SIGNAL_LEVEL 0x004a
#define FREE_BAND 0x004b
#define SUSPEND_FLAG 0x004c
#define VAR_P_INBAND 0x00f7
/* Build in tuner types */
#define IT9137 0x38
#define IT9135_38 0x38
#define IT9135_51 0x51
#define IT9135_52 0x52
#define IT9135_60 0x60
#define IT9135_61 0x61
#define IT9135_62 0x62
enum {
CMD_DEMOD_READ = 0,
CMD_DEMOD_WRITE,
CMD_TUNER_READ,
CMD_TUNER_WRITE,
CMD_REG_EEPROM_READ,
CMD_REG_EEPROM_WRITE,
CMD_DATA_READ,
CMD_VAR_READ = 8,
CMD_VAR_WRITE,
CMD_PLATFORM_GET,
CMD_PLATFORM_SET,
CMD_IP_CACHE,
CMD_IP_ADD,
CMD_IP_REMOVE,
CMD_PID_ADD,
CMD_PID_REMOVE,
CMD_SIPSI_GET,
CMD_SIPSI_MPE_RESET,
CMD_H_PID_ADD = 0x15,
CMD_H_PID_REMOVE,
CMD_ABORT,
CMD_IR_GET,
CMD_IR_SET,
CMD_FW_DOWNLOAD = 0x21,
CMD_QUERYINFO,
CMD_BOOT,
CMD_FW_DOWNLOAD_BEGIN,
CMD_FW_DOWNLOAD_END,
CMD_RUN_CODE,
CMD_SCATTER_READ = 0x28,
CMD_SCATTER_WRITE,
CMD_GENERIC_READ,
CMD_GENERIC_WRITE
};
enum {
READ_LONG,
WRITE_LONG,
READ_SHORT,
WRITE_SHORT,
READ_DATA,
WRITE_DATA,
WRITE_CMD,
};
enum {
IT9135_AUTO = 0,
IT9137_FW,
IT9135_V1_FW,
IT9135_V2_FW,
};
#endif /* IT913X_FE_H */
|
