blob: 1eba9118079b308203f6b4a968524bc0220483e3 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
|
/*
** -----------------------------------------------------------------------------
**
** Perle Specialix driver for Linux
** Ported from existing RIO Driver for SCO sources.
*
* (C) 1990 - 2000 Specialix International Ltd., Byfleet, Surrey, UK.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
**
** Module : pci.h
** SID : 1.2
** Last Modified : 11/6/98 11:34:12
** Retrieved : 11/6/98 11:34:21
**
** ident @(#)pci.h 1.2
**
** -----------------------------------------------------------------------------
*/
#ifndef __rio_pci_h__
#define __rio_pci_h__
#ifdef SCCS_LABELS
static char *_pci_h_sccs_ = "@(#)pci.h 1.2";
#endif
/*
** PCI stuff
*/
#define PCITpFastClock 0x80
#define PCITpSlowClock 0x00
#define PCITpFastLinks 0x40
#define PCITpSlowLinks 0x00
#define PCITpIntEnable 0x04
#define PCITpIntDisable 0x00
#define PCITpBusEnable 0x02
#define PCITpBusDisable 0x00
#define PCITpBootFromRam 0x01
#define PCITpBootFromLink 0x00
#define RIO_PCI_VENDOR 0x11CB
#define RIO_PCI_DEVICE 0x8000
#define RIO_PCI_BASE_CLASS 0x02
#define RIO_PCI_SUB_CLASS 0x80
#define RIO_PCI_PROG_IFACE 0x00
#define RIO_PCI_RID 0x0008
#define RIO_PCI_BADR0 0x0010
#define RIO_PCI_INTLN 0x003C
#define RIO_PCI_INTPIN 0x003D
#define RIO_PCI_MEM_SIZE 65536
#define RIO_PCI_TURBO_TP 0x80
#define RIO_PCI_FAST_LINKS 0x40
#define RIO_PCI_INT_ENABLE 0x04
#define RIO_PCI_TP_BUS_ENABLE 0x02
#define RIO_PCI_BOOT_FROM_RAM 0x01
#define RIO_PCI_DEFAULT_MODE 0x05
#endif /* __rio_pci_h__ */
|
