blob: a2c03a22875ef91c677d3597e0b104b05a53f3e2 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
/*
* Siemens PCU E board specific definitions
*
* Copyright (c) 2001 Wolfgang Denk (wd@denx.de)
*/
#ifndef __MACH_PCU_E_H
#define __MACH_PCU_E_H
#include <asm/ppcboot.h>
#define PCU_E_IMMR_BASE 0xFE000000 /* phys. addr of IMMR */
#define PCU_E_IMAP_SIZE (64 * 1024) /* size of mapped area */
#define IMAP_ADDR PCU_E_IMMR_BASE /* physical base address of IMMR area */
#define IMAP_SIZE PCU_E_IMAP_SIZE /* mapped size of IMMR area */
#define FEC_INTERRUPT 15 /* = SIU_LEVEL7 */
#define DEC_INTERRUPT 13 /* = SIU_LEVEL6 */
#define CPM_INTERRUPT 11 /* = SIU_LEVEL5 (was: SIU_LEVEL2) */
/* We don't use the 8259.
*/
#define NR_8259_INTS 0
#endif /* __MACH_PCU_E_H */
|
