blob: b30f4722690a4f751c2e7f8bfcc7b77539d4b228 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
|
/*
* Definitions for Marvell EV-64360-BP Evaluation Board.
*
* Author: Lee Nicks <allinux@gmail.com>
*
* Based on code done by Rabeeh Khoury - rabeeh@galileo.co.il
* Based on code done by Mark A. Greer <mgreer@mvista.com>
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the
* Free Software Foundation; either version 2 of the License, or (at your
* option) any later version.
*/
/*
* The MV64360 has 2 PCI buses each with 1 window from the CPU bus to
* PCI I/O space and 4 windows from the CPU bus to PCI MEM space.
* We'll only use one PCI MEM window on each PCI bus.
*
* This is the CPU physical memory map (windows must be at least 64KB and start
* on a boundary that is a multiple of the window size):
*
* 0x42000000-0x4203ffff - Internal SRAM
* 0xf1000000-0xf100ffff - MV64360 Registers (CONFIG_MV64X60_NEW_BASE)
* 0xfc800000-0xfcffffff - RTC
* 0xff000000-0xffffffff - Boot window, 16 MB flash
* 0xc0000000-0xc3ffffff - PCI I/O (second hose)
* 0x80000000-0xbfffffff - PCI MEM (second hose)
*/
#ifndef __PPC_PLATFORMS_EV64360_H
#define __PPC_PLATFORMS_EV64360_H
/* CPU Physical Memory Map setup. */
#define EV64360_BOOT_WINDOW_BASE 0xff000000
#define EV64360_BOOT_WINDOW_SIZE 0x01000000 /* 16 MB */
#define EV64360_INTERNAL_SRAM_BASE 0x42000000
#define EV64360_RTC_WINDOW_BASE 0xfc800000
#define EV64360_RTC_WINDOW_SIZE 0x00800000 /* 8 MB */
#define EV64360_PCI1_MEM_START_PROC_ADDR 0x80000000
#define EV64360_PCI1_MEM_START_PCI_HI_ADDR 0x00000000
#define EV64360_PCI1_MEM_START_PCI_LO_ADDR 0x80000000
#define EV64360_PCI1_MEM_SIZE 0x40000000 /* 1 GB */
#define EV64360_PCI1_IO_START_PROC_ADDR 0xc0000000
#define EV64360_PCI1_IO_START_PCI_ADDR 0x00000000
#define EV64360_PCI1_IO_SIZE 0x04000000 /* 64 MB */
#define EV64360_DEFAULT_BAUD 115200
#define EV64360_MPSC_CLK_SRC 8 /* TCLK */
#define EV64360_MPSC_CLK_FREQ 133333333
#define EV64360_MTD_RESERVED_SIZE 0x40000
#define EV64360_MTD_JFFS2_SIZE 0xec0000
#define EV64360_MTD_UBOOT_SIZE 0x100000
#define EV64360_ETH0_PHY_ADDR 8
#define EV64360_ETH1_PHY_ADDR 9
#define EV64360_ETH2_PHY_ADDR 10
#define EV64360_ETH_TX_QUEUE_SIZE 800
#define EV64360_ETH_RX_QUEUE_SIZE 400
#define EV64360_ETH_PORT_CONFIG_VALUE \
ETH_UNICAST_NORMAL_MODE | \
ETH_DEFAULT_RX_QUEUE_0 | \
ETH_DEFAULT_RX_ARP_QUEUE_0 | \
ETH_RECEIVE_BC_IF_NOT_IP_OR_ARP | \
ETH_RECEIVE_BC_IF_IP | \
ETH_RECEIVE_BC_IF_ARP | \
ETH_CAPTURE_TCP_FRAMES_DIS | \
ETH_CAPTURE_UDP_FRAMES_DIS | \
ETH_DEFAULT_RX_TCP_QUEUE_0 | \
ETH_DEFAULT_RX_UDP_QUEUE_0 | \
ETH_DEFAULT_RX_BPDU_QUEUE_0
#define EV64360_ETH_PORT_CONFIG_EXTEND_VALUE \
ETH_SPAN_BPDU_PACKETS_AS_NORMAL | \
ETH_PARTITION_DISABLE
#define GT_ETH_IPG_INT_RX(value) \
((value & 0x3fff) << 8)
#define EV64360_ETH_PORT_SDMA_CONFIG_VALUE \
ETH_RX_BURST_SIZE_4_64BIT | \
GT_ETH_IPG_INT_RX(0) | \
ETH_TX_BURST_SIZE_4_64BIT
#define EV64360_ETH_PORT_SERIAL_CONTROL_VALUE \
ETH_FORCE_LINK_PASS | \
ETH_ENABLE_AUTO_NEG_FOR_DUPLX | \
ETH_DISABLE_AUTO_NEG_FOR_FLOW_CTRL | \
ETH_ADV_SYMMETRIC_FLOW_CTRL | \
ETH_FORCE_FC_MODE_NO_PAUSE_DIS_TX | \
ETH_FORCE_BP_MODE_NO_JAM | \
BIT9 | \
ETH_DO_NOT_FORCE_LINK_FAIL | \
ETH_RETRANSMIT_16_ATTEMPTS | \
ETH_ENABLE_AUTO_NEG_SPEED_GMII | \
ETH_DTE_ADV_0 | \
ETH_DISABLE_AUTO_NEG_BYPASS | \
ETH_AUTO_NEG_NO_CHANGE | \
ETH_MAX_RX_PACKET_9700BYTE | \
ETH_CLR_EXT_LOOPBACK | \
ETH_SET_FULL_DUPLEX_MODE | \
ETH_ENABLE_FLOW_CTRL_TX_RX_IN_FULL_DUPLEX
static inline u32
ev64360_bus_freq(void)
{
return 133333333;
}
#endif /* __PPC_PLATFORMS_EV64360_H */
|
