aboutsummaryrefslogtreecommitdiffstats
path: root/usr
Commit message (Expand)AuthorAge
* kbuild: add support for reading stdin with gen_init_cpioMike Frysinger2007-07-16
* .gitignore updateAlexey Dobriyan2007-07-16
* usr/Kconfig: fix typoAlexander E. Patrakov2007-05-02
* [PATCH] usr/gen_init_cpio.c: support for hard linksLuciano Rocha2007-02-11
* [PATCH] disable init/initramfs.cJean-Paul Saman2007-02-11
* [PATCH] initramfs: handle more than one source dir or file listThomas Chou2006-11-25
* kbuild: consistently decide when to rebuild a targetSam Ravnborg2006-09-25
* kbuild: do not try to build content of initramfsSam Ravnborg2006-08-07
* kbuild: bugfix with initramfsNickolay2006-06-10
* [PATCH] Fix potential NULL pointer deref in gen_init_cpioJesper Juhl2006-04-19
* kbuild: rebuild initramfs if content of initramfs changesSam Ravnborg2006-04-11
* Add some basic .gitignore filesLinus Torvalds2005-10-18
* kconfig: move initramfs options to General SetupSam Ravnborg2005-08-10
* kbuild: introduce Kbuild.includeSam Ravnborg2005-07-25
* Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds2005-04-16
ssel@windriver.com> 2010-05-20 22:04:25 -0400 x86,kgdb: Add low level debug hook' href='/cgit/cgit.cgi/litmus-rt.git/commit/arch/x86/kernel/traps.c?h=test&id=f503b5ae53cb557ac351a668fcac1baab1cef0db'>f503b5ae53cb
1da177e4c3f4
b5964405fbc4

1da177e4c3f4
b5964405fbc4
1da177e4c3f4
b5964405fbc4

1da177e4c3f4
1da177e4c3f4
91768d6c2bad
b5964405fbc4

c1d518c8422f

1da177e4c3f4





c0d121720220



f85612967c93
b5964405fbc4
1da177e4c3f4
1da177e4c3f4
60063497a95e
08d636b6d4fb
c1d518c8422f
1da177e4c3f4

1361b83a13d4
9e55e44e3979
c1d518c8422f
1164dd0099c0
c1d518c8422f
081f75bbdc86
428cf9025b15
081f75bbdc86

081f75bbdc86
c1d518c8422f
8e6dafd6c741
1da177e4c3f4
1da177e4c3f4

1da177e4c3f4
b5964405fbc4
1da177e4c3f4


07e81d61605f
1da177e4c3f4
07e81d61605f
081f75bbdc86
1da177e4c3f4
b77b881f21b2


762db4347060





3d2a71a596bd






be716615fe59





3d2a71a596bd






b5964405fbc4
3c1326f8a6d8
b5964405fbc4
1da177e4c3f4
4f339ecb30c7
4f339ecb30c7
081f75bbdc86
6b6891f9c545
3c1326f8a6d8



c94082656dac
1da177e4c3f4


081f75bbdc86
1da177e4c3f4
717b594a415b
1da177e4c3f4

081f75bbdc86
b5964405fbc4
081f75bbdc86
b5964405fbc4
51e7dc7011c9
b5964405fbc4







51e7dc7011c9
d18951834216
081f75bbdc86


c767a54ba065


081f75bbdc86
c767a54ba065
081f75bbdc86


b5964405fbc4




1da177e4c3f4
b5964405fbc4


51e7dc7011c9
b5964405fbc4
1da177e4c3f4
b5964405fbc4
1da177e4c3f4
081f75bbdc86
b5964405fbc4




081f75bbdc86
1da177e4c3f4

b5964405fbc4
e407d62088b7
b5964405fbc4

a8c1be9d2e78
b5964405fbc4
61aef7d24909
3c1326f8a6d8
1da177e4c3f4

3c1326f8a6d8
e407d62088b7
b5964405fbc4





b5964405fbc4
a8c1be9d2e78
b5964405fbc4
61aef7d24909
3c1326f8a6d8
1da177e4c3f4

c94082656dac









081f75bbdc86
c94082656dac
081f75bbdc86
c94082656dac

1da177e4c3f4
081f75bbdc86




c94082656dac
081f75bbdc86

c94082656dac
081f75bbdc86








c94082656dac
081f75bbdc86

51e7dc7011c9
081f75bbdc86
bd8b96dfc216



081f75bbdc86




e407d62088b7
13485ab55bc7
1da177e4c3f4
13485ab55bc7
b5964405fbc4
c6df0d71bec3

081f75bbdc86
6b6891f9c545
1da177e4c3f4
081f75bbdc86
1da177e4c3f4
13485ab55bc7
717b594a415b
1da177e4c3f4

13485ab55bc7
51e7dc7011c9
b5964405fbc4
13485ab55bc7

c767a54ba065
13485ab55bc7

03252919b798
c767a54ba065
03252919b798
abd4f7505baf
13485ab55bc7
1da177e4c3f4

081f75bbdc86
1da177e4c3f4



081f75bbdc86
1da177e4c3f4

13485ab55bc7



51e7dc7011c9
c94082656dac

13485ab55bc7

1da177e4c3f4

c1d518c8422f
08d636b6d4fb
1da177e4c3f4
08d636b6d4fb
a192cd0413b7





08d636b6d4fb

f503b5ae53cb
c94082656dac

f503b5ae53cb

cc3a1bf52a9d
c94082656dac

48c88211a65b
b5964405fbc4
42181186ad4d




4915a35e35a0
c94082656dac
4915a35e35a0
42181186ad4d
1da177e4c3f4
1da177e4c3f4
081f75bbdc86
bd8b96dfc216




081f75bbdc86








bd8b96dfc216



081f75bbdc86







1da177e4c3f4









b5964405fbc4
1da177e4c3f4









c1d518c8422f

1da177e4c3f4
e407d62088b7
1da177e4c3f4
1da177e4c3f4
a1e80fafc9f0
08d68323d1f0
da654b74bda1
1da177e4c3f4
08d68323d1f0
1da177e4c3f4
40f9249a73f6


a1e80fafc9f0







f85612967c93
eadb8a091b27
f85612967c93

08d68323d1f0

10faa81e102e
ea8e61b7bbc4




08d68323d1f0


62edab9056a6

1da177e4c3f4
3d2a71a596bd
42181186ad4d





1da177e4c3f4
3d2a71a596bd
1da177e4c3f4
08d68323d1f0
c94082656dac

6554287b1de0
42181186ad4d
08d68323d1f0
1da177e4c3f4

1da177e4c3f4
08d68323d1f0




1da177e4c3f4
08d68323d1f0



1da177e4c3f4
08d68323d1f0
a1e80fafc9f0
08d68323d1f0
3d2a71a596bd
42181186ad4d
1da177e4c3f4
1da177e4c3f4







9b6dba9e0798
1da177e4c3f4
e2e75c915de0
1da177e4c3f4
9b6dba9e0798
c94082656dac

e2e75c915de0








51e7dc7011c9
e2e75c915de0



1da177e4c3f4



1da177e4c3f4
51e7dc7011c9
9b6dba9e0798
1da177e4c3f4

9b6dba9e0798
c94082656dac
9b6dba9e0798












adf77bac052b
9b6dba9e0798










adf77bac052b

b5964405fbc4





adf77bac052b
b5964405fbc4
adf77bac052b
b5964405fbc4
adf77bac052b


b5964405fbc4
adf77bac052b
bd8b96dfc216
c94082656dac


bd8b96dfc216
c94082656dac
1da177e4c3f4



e407d62088b7
1da177e4c3f4
081f75bbdc86
1da177e4c3f4
081f75bbdc86

c94082656dac
1da177e4c3f4

e407d62088b7

1da177e4c3f4
c94082656dac
1da177e4c3f4

e407d62088b7

1da177e4c3f4
cf81978d5fb3
1da177e4c3f4

c767a54ba065
1da177e4c3f4


081f75bbdc86
1da177e4c3f4
1da177e4c3f4
4efc0670baf4
7856f6cce4a8
081f75bbdc86


1da177e4c3f4
b5964405fbc4
1da177e4c3f4




be98c2cdb15b

1da177e4c3f4
be98c2cdb15b
1da177e4c3f4
f94edacf9985
1da177e4c3f4
aa283f49276e














f94edacf9985
80ab6f1e8c98







b3b0870ef3ff

1da177e4c3f4
5992b6dac0d2
1da177e4c3f4
e407d62088b7
aa78bcfa01de
7643e9b936b4
a334fe43d85f
7643e9b936b4
d315760ffa26

7643e9b936b4
d315760ffa26
aa78bcfa01de
d315760ffa26
a334fe43d85f
7643e9b936b4
a334fe43d85f



081f75bbdc86
7643e9b936b4

081f75bbdc86
e407d62088b7
f8e0870f589c






fc6fcdfbb8f1
c94082656dac

f8e0870f589c
c94082656dac

f8e0870f589c
081f75bbdc86
f8e0870f589c
29c843912a0b


c94082656dac
29c843912a0b
c94082656dac

29c843912a0b


1da177e4c3f4

dbeb2be21d67

1da177e4c3f4
927222b10218
b5964405fbc4

1da177e4c3f4
927222b10218
1da177e4c3f4

c94082656dac

699d2937d45d
c94082656dac



081f75bbdc86
c94082656dac
081f75bbdc86
c94082656dac
081f75bbdc86
c94082656dac







1da177e4c3f4
c94082656dac
1da177e4c3f4
c94082656dac
1da177e4c3f4
bb3f0b59ad00



081f75bbdc86

bb3f0b59ad00
081f75bbdc86


699d2937d45d
dbeb2be21d67
081f75bbdc86
bb3f0b59ad00
1da177e4c3f4
b5964405fbc4
1da177e4c3f4


428cf9025b15
228bdaa95fb8


c94082656dac

228bdaa95fb8
1da177e4c3f4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
  
                                            
                                                        





                                                    
                                    
   


                                           


                            

                          
                         
                       
                         

                         
                         
                        
                        

                        
                        
                       
                      

                      

                      





                         



                        
                          
                           
                          
                         
                         
                       
                      

                     
                             
                    
 
                           
 
                    
                         

                        
     
                                
                      
 

                                 
                                   
                    


                                                         
                        
   
                                                                            
      
 


                                         





                                                        






                                                                





                                                        






                                                                
                     
                                                               
                                         
 
                                          
 
                    
                                        



                                                                       
                                         


                                       
      
 
                             

                                 
                    
            
      
          
                                                                      







                                                                      
                                     
 


                                                                     


                                                                 
                                                 
                              


         




                                                 
 


                                                    
                                             
                                           
         
               
 
                    




                                                                    
      

 
                                                                         
                                                                         

                                                                         
                                                                         
                                                                         
                                                                         
                                                                         

 
                                                                         
                                                                         





                                                                         
                                                                         
                                                                         
                                                                         
                                                                         
                                                                         

 









                                                                            
                    
                                                             
      

                                                                      
 




                                                                          
                                                            

                                      
                                                                              








                                                                         
                                                                          

                                            
                                          
 



                                                                        




                                           
                            
                                                            
 
                                
 

                              
                    
                                      
                                
      
 
                      
                             

                                  
                                            
                                          
 

                                                                       
                                                                            

                                                        
                                                 
                              
         
 
                                

               
                    



                                                                        
      

             



                                            
                                          

                                                                             

                                                          

 
                           
                                                                                   
 
                            





                                                                             

                       
                                 

                                                                         

                                       
 

                                                                       
                       
 




                                                               
                                      
                                                                      
                                      
                                
 
 
                    




                                                                        








                                                                     



                                                                    







                                                                               









                                                                       
  









                                                                     

                        
   
                                                                            
 
                                          
                           
                          
                    
 
                             
 


                                                                    







                                                                         
                                                      
                                                    

                       

                                                      
 




                                                                        


                                             

                                                                                
                       
 





                                                               
                                                               
                                      
 
                                        

                                                                              
                                              
                                        
                       

         
          




                                                                             
           



                                                         
         
                                                     
                                                                           
                                                             
                                      
                                
 







                                                                  
                                                                 
 
                                           
                       
                           

                                                                 








                                                                                       
                                                      



                                                   



                                                                       
                            
                                      
                                             

                               
                                               
                                    












                                                                                     
 










                                                                                      

                                                





                                                           
                                                      
                                          
                                                
                                          


                                                           
                                          
                
                  


                                                                      
                   
                       



                                            
                                                                              
 
                    
                           

      
                                                  

 

                                                                
 
                                                  

 

                                                                
 
                              

                                                    
                                                                      


      
                                                                 
 
 
 
                                                                   


 
  
                                                                   




                                                                    

                                                                
   
                             
 
                                          
 














                                                    
                                







                                                                            

                           
 
                                      
 
                            
                                                              
 
                            
                                      

                                                
                                      
 
                                 
                                    
                       
         



                                                        
      

 
                    
                                                                       






                                  
                            

                                                                    
                       

                                                                          
 
      
 


                                              
                                                            
                                         

                                                                  


                             

                           

              
                  
                                                     

                                                               
                             
                            

      

                                                         
                                         



                                                          
                    
                                                              
     
                                                                         
      







                                                                         
                     
                                                                  
      
                                                            
 



                                                             

                                                                
                                                   


                    
                                                           
                                              
      
 
          
                                                          


                   
                                  


                                                             

                                          
      
 
/*
 *  Copyright (C) 1991, 1992  Linus Torvalds
 *  Copyright (C) 2000, 2001, 2002 Andi Kleen, SuSE Labs
 *
 *  Pentium III FXSR, SSE support
 *	Gareth Hughes <gareth@valinux.com>, May 2000
 */

/*
 * Handle hardware traps and faults.
 */

#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

#include <linux/interrupt.h>
#include <linux/kallsyms.h>
#include <linux/spinlock.h>
#include <linux/kprobes.h>
#include <linux/uaccess.h>
#include <linux/kdebug.h>
#include <linux/kgdb.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/ptrace.h>
#include <linux/string.h>
#include <linux/delay.h>
#include <linux/errno.h>
#include <linux/kexec.h>
#include <linux/sched.h>
#include <linux/timer.h>
#include <linux/init.h>
#include <linux/bug.h>
#include <linux/nmi.h>
#include <linux/mm.h>
#include <linux/smp.h>
#include <linux/io.h>

#ifdef CONFIG_EISA
#include <linux/ioport.h>
#include <linux/eisa.h>
#endif

#if defined(CONFIG_EDAC)
#include <linux/edac.h>
#endif

#include <asm/kmemcheck.h>
#include <asm/stacktrace.h>
#include <asm/processor.h>
#include <asm/debugreg.h>
#include <linux/atomic.h>
#include <asm/ftrace.h>
#include <asm/traps.h>
#include <asm/desc.h>
#include <asm/i387.h>
#include <asm/fpu-internal.h>
#include <asm/mce.h>

#include <asm/mach_traps.h>

#ifdef CONFIG_X86_64
#include <asm/x86_init.h>
#include <asm/pgalloc.h>
#include <asm/proto.h>
#else
#include <asm/processor-flags.h>
#include <asm/setup.h>

asmlinkage int system_call(void);

/* Do we ignore FPU interrupts ? */
char ignore_fpu_irq;

/*
 * The IDT has to be page-aligned to simplify the Pentium
 * F0 0F bug workaround.
 */
gate_desc idt_table[NR_VECTORS] __page_aligned_data = { { { { 0, 0 } } }, };
#endif

DECLARE_BITMAP(used_vectors, NR_VECTORS);
EXPORT_SYMBOL_GPL(used_vectors);

static inline void conditional_sti(struct pt_regs *regs)
{
	if (regs->flags & X86_EFLAGS_IF)
		local_irq_enable();
}

static inline void preempt_conditional_sti(struct pt_regs *regs)
{
	inc_preempt_count();
	if (regs->flags & X86_EFLAGS_IF)
		local_irq_enable();
}

static inline void conditional_cli(struct pt_regs *regs)
{
	if (regs->flags & X86_EFLAGS_IF)
		local_irq_disable();
}

static inline void preempt_conditional_cli(struct pt_regs *regs)
{
	if (regs->flags & X86_EFLAGS_IF)
		local_irq_disable();
	dec_preempt_count();
}

static void __kprobes
do_trap(int trapnr, int signr, char *str, struct pt_regs *regs,
	long error_code, siginfo_t *info)
{
	struct task_struct *tsk = current;

#ifdef CONFIG_X86_32
	if (regs->flags & X86_VM_MASK) {
		/*
		 * traps 0, 1, 3, 4, and 5 should be forwarded to vm86.
		 * On nmi (interrupt 2), do_trap should not be called.
		 */
		if (trapnr < X86_TRAP_UD)
			goto vm86_trap;
		goto trap_signal;
	}
#endif

	if (!user_mode(regs))
		goto kernel_trap;

#ifdef CONFIG_X86_32
trap_signal:
#endif
	/*
	 * We want error_code and trap_nr set for userspace faults and
	 * kernelspace faults which result in die(), but not
	 * kernelspace faults which are fixed up.  die() gives the
	 * process no chance to handle the signal and notice the
	 * kernel fault information, so that won't result in polluting
	 * the information about previously queued, but not yet
	 * delivered, faults.  See also do_general_protection below.
	 */
	tsk->thread.error_code = error_code;
	tsk->thread.trap_nr = trapnr;

#ifdef CONFIG_X86_64
	if (show_unhandled_signals && unhandled_signal(tsk, signr) &&
	    printk_ratelimit()) {
		pr_info("%s[%d] trap %s ip:%lx sp:%lx error:%lx",
			tsk->comm, tsk->pid, str,
			regs->ip, regs->sp, error_code);
		print_vma_addr(" in ", regs->ip);
		pr_cont("\n");
	}
#endif

	if (info)
		force_sig_info(signr, info, tsk);
	else
		force_sig(signr, tsk);
	return;

kernel_trap:
	if (!fixup_exception(regs)) {
		tsk->thread.error_code = error_code;
		tsk->thread.trap_nr = trapnr;
		die(str, regs, error_code);
	}
	return;

#ifdef CONFIG_X86_32
vm86_trap:
	if (handle_vm86_trap((struct kernel_vm86_regs *) regs,
						error_code, trapnr))
		goto trap_signal;
	return;
#endif
}

#define DO_ERROR(trapnr, signr, str, name)				\
dotraplinkage void do_##name(struct pt_regs *regs, long error_code)	\
{									\
	if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, signr)	\
							== NOTIFY_STOP)	\
		return;							\
	conditional_sti(regs);						\
	do_trap(trapnr, signr, str, regs, error_code, NULL);		\
}

#define DO_ERROR_INFO(trapnr, signr, str, name, sicode, siaddr)		\
dotraplinkage void do_##name(struct pt_regs *regs, long error_code)	\
{									\
	siginfo_t info;							\
	info.si_signo = signr;						\
	info.si_errno = 0;						\
	info.si_code = sicode;						\
	info.si_addr = (void __user *)siaddr;				\
	if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, signr)	\
							== NOTIFY_STOP)	\
		return;							\
	conditional_sti(regs);						\
	do_trap(trapnr, signr, str, regs, error_code, &info);		\
}

DO_ERROR_INFO(X86_TRAP_DE, SIGFPE, "divide error", divide_error, FPE_INTDIV,
		regs->ip)
DO_ERROR(X86_TRAP_OF, SIGSEGV, "overflow", overflow)
DO_ERROR(X86_TRAP_BR, SIGSEGV, "bounds", bounds)
DO_ERROR_INFO(X86_TRAP_UD, SIGILL, "invalid opcode", invalid_op, ILL_ILLOPN,
		regs->ip)
DO_ERROR(X86_TRAP_OLD_MF, SIGFPE, "coprocessor segment overrun",
		coprocessor_segment_overrun)
DO_ERROR(X86_TRAP_TS, SIGSEGV, "invalid TSS", invalid_TSS)
DO_ERROR(X86_TRAP_NP, SIGBUS, "segment not present", segment_not_present)
#ifdef CONFIG_X86_32
DO_ERROR(X86_TRAP_SS, SIGBUS, "stack segment", stack_segment)
#endif
DO_ERROR_INFO(X86_TRAP_AC, SIGBUS, "alignment check", alignment_check,
		BUS_ADRALN, 0)

#ifdef CONFIG_X86_64
/* Runs on IST stack */
dotraplinkage void do_stack_segment(struct pt_regs *regs, long error_code)
{
	if (notify_die(DIE_TRAP, "stack segment", regs, error_code,
			X86_TRAP_SS, SIGBUS) == NOTIFY_STOP)
		return;
	preempt_conditional_sti(regs);
	do_trap(X86_TRAP_SS, SIGBUS, "stack segment", regs, error_code, NULL);
	preempt_conditional_cli(regs);
}

dotraplinkage void do_double_fault(struct pt_regs *regs, long error_code)
{
	static const char str[] = "double fault";
	struct task_struct *tsk = current;

	/* Return not checked because double check cannot be ignored */
	notify_die(DIE_TRAP, str, regs, error_code, X86_TRAP_DF, SIGSEGV);

	tsk->thread.error_code = error_code;
	tsk->thread.trap_nr = X86_TRAP_DF;

	/*
	 * This is always a kernel trap and never fixable (and thus must
	 * never return).
	 */
	for (;;)
		die(str, regs, error_code);
}
#endif

dotraplinkage void __kprobes
do_general_protection(struct pt_regs *regs, long error_code)
{
	struct task_struct *tsk;

	conditional_sti(regs);

#ifdef CONFIG_X86_32
	if (regs->flags & X86_VM_MASK)
		goto gp_in_vm86;
#endif

	tsk = current;
	if (!user_mode(regs))
		goto gp_in_kernel;

	tsk->thread.error_code = error_code;
	tsk->thread.trap_nr = X86_TRAP_GP;

	if (show_unhandled_signals && unhandled_signal(tsk, SIGSEGV) &&
			printk_ratelimit()) {
		pr_info("%s[%d] general protection ip:%lx sp:%lx error:%lx",
			tsk->comm, task_pid_nr(tsk),
			regs->ip, regs->sp, error_code);
		print_vma_addr(" in ", regs->ip);
		pr_cont("\n");
	}

	force_sig(SIGSEGV, tsk);
	return;

#ifdef CONFIG_X86_32
gp_in_vm86:
	local_irq_enable();
	handle_vm86_fault((struct kernel_vm86_regs *) regs, error_code);
	return;
#endif

gp_in_kernel:
	if (fixup_exception(regs))
		return;

	tsk->thread.error_code = error_code;
	tsk->thread.trap_nr = X86_TRAP_GP;
	if (notify_die(DIE_GPF, "general protection fault", regs, error_code,
			X86_TRAP_GP, SIGSEGV) == NOTIFY_STOP)
		return;
	die("general protection fault", regs, error_code);
}

/* May run on IST stack. */
dotraplinkage void __kprobes notrace do_int3(struct pt_regs *regs, long error_code)
{
#ifdef CONFIG_DYNAMIC_FTRACE
	/*
	 * ftrace must be first, everything else may cause a recursive crash.
	 * See note by declaration of modifying_ftrace_code in ftrace.c
	 */
	if (unlikely(atomic_read(&modifying_ftrace_code)) &&
	    ftrace_int3_handler(regs))
		return;
#endif
#ifdef CONFIG_KGDB_LOW_LEVEL_TRAP
	if (kgdb_ll_trap(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
				SIGTRAP) == NOTIFY_STOP)
		return;
#endif /* CONFIG_KGDB_LOW_LEVEL_TRAP */

	if (notify_die(DIE_INT3, "int3", regs, error_code, X86_TRAP_BP,
			SIGTRAP) == NOTIFY_STOP)
		return;

	/*
	 * Let others (NMI) know that the debug stack is in use
	 * as we may switch to the interrupt stack.
	 */
	debug_stack_usage_inc();
	preempt_conditional_sti(regs);
	do_trap(X86_TRAP_BP, SIGTRAP, "int3", regs, error_code, NULL);
	preempt_conditional_cli(regs);
	debug_stack_usage_dec();
}

#ifdef CONFIG_X86_64
/*
 * Help handler running on IST stack to switch back to user stack
 * for scheduling or signal handling. The actual stack switch is done in
 * entry.S
 */
asmlinkage __kprobes struct pt_regs *sync_regs(struct pt_regs *eregs)
{
	struct pt_regs *regs = eregs;
	/* Did already sync */
	if (eregs == (struct pt_regs *)eregs->sp)
		;
	/* Exception from user space */
	else if (user_mode(eregs))
		regs = task_pt_regs(current);
	/*
	 * Exception from kernel and interrupts are enabled. Move to
	 * kernel process stack.
	 */
	else if (eregs->flags & X86_EFLAGS_IF)
		regs = (struct pt_regs *)(eregs->sp -= sizeof(struct pt_regs));
	if (eregs != regs)
		*regs = *eregs;
	return regs;
}
#endif

/*
 * Our handling of the processor debug registers is non-trivial.
 * We do not clear them on entry and exit from the kernel. Therefore
 * it is possible to get a watchpoint trap here from inside the kernel.
 * However, the code in ./ptrace.c has ensured that the user can
 * only set watchpoints on userspace addresses. Therefore the in-kernel
 * watchpoint trap can only occur in code which is reading/writing
 * from user space. Such code must not hold kernel locks (since it
 * can equally take a page fault), therefore it is safe to call
 * force_sig_info even though that claims and releases locks.
 *
 * Code in ./signal.c ensures that the debug control register
 * is restored before we deliver any signal, and therefore that
 * user code runs with the correct debug control register even though
 * we clear it here.
 *
 * Being careful here means that we don't have to be as careful in a
 * lot of more complicated places (task switching can be a bit lazy
 * about restoring all the debug state, and ptrace doesn't have to
 * find every occurrence of the TF bit that could be saved away even
 * by user code)
 *
 * May run on IST stack.
 */
dotraplinkage void __kprobes do_debug(struct pt_regs *regs, long error_code)
{
	struct task_struct *tsk = current;
	int user_icebp = 0;
	unsigned long dr6;
	int si_code;

	get_debugreg(dr6, 6);

	/* Filter out all the reserved bits which are preset to 1 */
	dr6 &= ~DR6_RESERVED;

	/*
	 * If dr6 has no reason to give us about the origin of this trap,
	 * then it's very likely the result of an icebp/int01 trap.
	 * User wants a sigtrap for that.
	 */
	if (!dr6 && user_mode(regs))
		user_icebp = 1;

	/* Catch kmemcheck conditions first of all! */
	if ((dr6 & DR_STEP) && kmemcheck_trap(regs))
		return;

	/* DR6 may or may not be cleared by the CPU */
	set_debugreg(0, 6);

	/*
	 * The processor cleared BTF, so don't mark that we need it set.
	 */
	clear_tsk_thread_flag(tsk, TIF_BLOCKSTEP);

	/* Store the virtualized DR6 value */
	tsk->thread.debugreg6 = dr6;

	if (notify_die(DIE_DEBUG, "debug", regs, PTR_ERR(&dr6), error_code,
							SIGTRAP) == NOTIFY_STOP)
		return;

	/*
	 * Let others (NMI) know that the debug stack is in use
	 * as we may switch to the interrupt stack.
	 */
	debug_stack_usage_inc();

	/* It's safe to allow irq's after DR6 has been saved */
	preempt_conditional_sti(regs);

	if (regs->flags & X86_VM_MASK) {
		handle_vm86_trap((struct kernel_vm86_regs *) regs, error_code,
					X86_TRAP_DB);
		preempt_conditional_cli(regs);
		debug_stack_usage_dec();
		return;
	}

	/*
	 * Single-stepping through system calls: ignore any exceptions in
	 * kernel space, but re-enable TF when returning to user mode.
	 *
	 * We already checked v86 mode above, so we can check for kernel mode
	 * by just checking the CPL of CS.
	 */
	if ((dr6 & DR_STEP) && !user_mode(regs)) {
		tsk->thread.debugreg6 &= ~DR_STEP;
		set_tsk_thread_flag(tsk, TIF_SINGLESTEP);
		regs->flags &= ~X86_EFLAGS_TF;
	}
	si_code = get_si_code(tsk->thread.debugreg6);
	if (tsk->thread.debugreg6 & (DR_STEP | DR_TRAP_BITS) || user_icebp)
		send_sigtrap(tsk, regs, error_code, si_code);
	preempt_conditional_cli(regs);
	debug_stack_usage_dec();

	return;
}

/*
 * Note that we play around with the 'TS' bit in an attempt to get
 * the correct behaviour even in the presence of the asynchronous
 * IRQ13 behaviour
 */
void math_error(struct pt_regs *regs, int error_code, int trapnr)
{
	struct task_struct *task = current;
	siginfo_t info;
	unsigned short err;
	char *str = (trapnr == X86_TRAP_MF) ? "fpu exception" :
						"simd exception";

	if (notify_die(DIE_TRAP, str, regs, error_code, trapnr, SIGFPE) == NOTIFY_STOP)
		return;
	conditional_sti(regs);

	if (!user_mode_vm(regs))
	{
		if (!fixup_exception(regs)) {
			task->thread.error_code = error_code;
			task->thread.trap_nr = trapnr;
			die(str, regs, error_code);
		}
		return;
	}

	/*
	 * Save the info for the exception handler and clear the error.
	 */
	save_init_fpu(task);
	task->thread.trap_nr = trapnr;
	task->thread.error_code = error_code;
	info.si_signo = SIGFPE;
	info.si_errno = 0;
	info.si_addr = (void __user *)regs->ip;
	if (trapnr == X86_TRAP_MF) {
		unsigned short cwd, swd;
		/*
		 * (~cwd & swd) will mask out exceptions that are not set to unmasked
		 * status.  0x3f is the exception bits in these regs, 0x200 is the
		 * C1 reg you need in case of a stack fault, 0x040 is the stack
		 * fault bit.  We should only be taking one exception at a time,
		 * so if this combination doesn't produce any single exception,
		 * then we have a bad program that isn't synchronizing its FPU usage
		 * and it will suffer the consequences since we won't be able to
		 * fully reproduce the context of the exception
		 */
		cwd = get_fpu_cwd(task);
		swd = get_fpu_swd(task);

		err = swd & ~cwd;
	} else {
		/*
		 * The SIMD FPU exceptions are handled a little differently, as there
		 * is only a single status/control register.  Thus, to determine which
		 * unmasked exception was caught we must mask the exception mask bits
		 * at 0x1f80, and then use these to mask the exception bits at 0x3f.
		 */
		unsigned short mxcsr = get_fpu_mxcsr(task);
		err = ~(mxcsr >> 7) & mxcsr;
	}

	if (err & 0x001) {	/* Invalid op */
		/*
		 * swd & 0x240 == 0x040: Stack Underflow
		 * swd & 0x240 == 0x240: Stack Overflow
		 * User must clear the SF bit (0x40) if set
		 */
		info.si_code = FPE_FLTINV;
	} else if (err & 0x004) { /* Divide by Zero */
		info.si_code = FPE_FLTDIV;
	} else if (err & 0x008) { /* Overflow */
		info.si_code = FPE_FLTOVF;
	} else if (err & 0x012) { /* Denormal, Underflow */
		info.si_code = FPE_FLTUND;
	} else if (err & 0x020) { /* Precision */
		info.si_code = FPE_FLTRES;
	} else {
		/*
		 * If we're using IRQ 13, or supposedly even some trap
		 * X86_TRAP_MF implementations, it's possible
		 * we get a spurious trap, which is not an error.
		 */
		return;
	}
	force_sig_info(SIGFPE, &info, task);
}

dotraplinkage void do_coprocessor_error(struct pt_regs *regs, long error_code)
{
#ifdef CONFIG_X86_32
	ignore_fpu_irq = 1;
#endif

	math_error(regs, error_code, X86_TRAP_MF);
}

dotraplinkage void
do_simd_coprocessor_error(struct pt_regs *regs, long error_code)
{
	math_error(regs, error_code, X86_TRAP_XF);
}

dotraplinkage void
do_spurious_interrupt_bug(struct pt_regs *regs, long error_code)
{
	conditional_sti(regs);
#if 0
	/* No need to warn about this any longer. */
	pr_info("Ignoring P6 Local APIC Spurious Interrupt Bug...\n");
#endif
}

asmlinkage void __attribute__((weak)) smp_thermal_interrupt(void)
{
}

asmlinkage void __attribute__((weak)) smp_threshold_interrupt(void)
{
}

/*
 * 'math_state_restore()' saves the current math information in the
 * old math state array, and gets the new ones from the current task
 *
 * Careful.. There are problems with IBM-designed IRQ13 behaviour.
 * Don't touch unless you *really* know how it works.
 *
 * Must be called with kernel preemption disabled (eg with local
 * local interrupts as in the case of do_device_not_available).
 */
void math_state_restore(void)
{
	struct task_struct *tsk = current;

	if (!tsk_used_math(tsk)) {
		local_irq_enable();
		/*
		 * does a slab alloc which can sleep
		 */
		if (init_fpu(tsk)) {
			/*
			 * ran out of memory!
			 */
			do_group_exit(SIGKILL);
			return;
		}
		local_irq_disable();
	}

	__thread_fpu_begin(tsk);
	/*
	 * Paranoid restore. send a SIGSEGV if we fail to restore the state.
	 */
	if (unlikely(restore_fpu_checking(tsk))) {
		__thread_fpu_end(tsk);
		force_sig(SIGSEGV, tsk);
		return;
	}

	tsk->fpu_counter++;
}
EXPORT_SYMBOL_GPL(math_state_restore);

dotraplinkage void __kprobes
do_device_not_available(struct pt_regs *regs, long error_code)
{
#ifdef CONFIG_MATH_EMULATION
	if (read_cr0() & X86_CR0_EM) {
		struct math_emu_info info = { };

		conditional_sti(regs);

		info.regs = regs;
		math_emulate(&info);
		return;
	}
#endif
	math_state_restore(); /* interrupts still off */
#ifdef CONFIG_X86_32
	conditional_sti(regs);
#endif
}

#ifdef CONFIG_X86_32
dotraplinkage void do_iret_error(struct pt_regs *regs, long error_code)
{
	siginfo_t info;
	local_irq_enable();

	info.si_signo = SIGILL;
	info.si_errno = 0;
	info.si_code = ILL_BADSTK;
	info.si_addr = NULL;
	if (notify_die(DIE_TRAP, "iret exception", regs, error_code,
			X86_TRAP_IRET, SIGILL) == NOTIFY_STOP)
		return;
	do_trap(X86_TRAP_IRET, SIGILL, "iret exception", regs, error_code,
		&info);
}
#endif

/* Set of traps needed for early debugging. */
void __init early_trap_init(void)
{
	set_intr_gate_ist(X86_TRAP_DB, &debug, DEBUG_STACK);
	/* int3 can be called from all */
	set_system_intr_gate_ist(X86_TRAP_BP, &int3, DEBUG_STACK);
	set_intr_gate(X86_TRAP_PF, &page_fault);
	load_idt(&idt_descr);
}

void __init trap_init(void)
{
	int i;

#ifdef CONFIG_EISA
	void __iomem *p = early_ioremap(0x0FFFD9, 4);

	if (readl(p) == 'E' + ('I'<<8) + ('S'<<16) + ('A'<<24))
		EISA_bus = 1;
	early_iounmap(p, 4);
#endif

	set_intr_gate(X86_TRAP_DE, &divide_error);
	set_intr_gate_ist(X86_TRAP_NMI, &nmi, NMI_STACK);
	/* int4 can be called from all */
	set_system_intr_gate(X86_TRAP_OF, &overflow);
	set_intr_gate(X86_TRAP_BR, &bounds);
	set_intr_gate(X86_TRAP_UD, &invalid_op);
	set_intr_gate(X86_TRAP_NM, &device_not_available);
#ifdef CONFIG_X86_32
	set_task_gate(X86_TRAP_DF, GDT_ENTRY_DOUBLEFAULT_TSS);
#else
	set_intr_gate_ist(X86_TRAP_DF, &double_fault, DOUBLEFAULT_STACK);
#endif
	set_intr_gate(X86_TRAP_OLD_MF, &coprocessor_segment_overrun);
	set_intr_gate(X86_TRAP_TS, &invalid_TSS);
	set_intr_gate(X86_TRAP_NP, &segment_not_present);
	set_intr_gate_ist(X86_TRAP_SS, &stack_segment, STACKFAULT_STACK);
	set_intr_gate(X86_TRAP_GP, &general_protection);
	set_intr_gate(X86_TRAP_SPURIOUS, &spurious_interrupt_bug);
	set_intr_gate(X86_TRAP_MF, &coprocessor_error);
	set_intr_gate(X86_TRAP_AC, &alignment_check);
#ifdef CONFIG_X86_MCE
	set_intr_gate_ist(X86_TRAP_MC, &machine_check, MCE_STACK);
#endif
	set_intr_gate(X86_TRAP_XF, &simd_coprocessor_error);

	/* Reserve all the builtin and the syscall vector: */
	for (i = 0; i < FIRST_EXTERNAL_VECTOR; i++)
		set_bit(i, used_vectors);

#ifdef CONFIG_IA32_EMULATION
	set_system_intr_gate(IA32_SYSCALL_VECTOR, ia32_syscall);
	set_bit(IA32_SYSCALL_VECTOR, used_vectors);
#endif

#ifdef CONFIG_X86_32
	set_system_trap_gate(SYSCALL_VECTOR, &system_call);
	set_bit(SYSCALL_VECTOR, used_vectors);
#endif

	/*
	 * Should be a barrier for any external CPU state:
	 */
	cpu_init();

	x86_init.irqs.trap_init();

#ifdef CONFIG_X86_64
	memcpy(&nmi_idt_table, &idt_table, IDT_ENTRIES * 16);
	set_nmi_gate(X86_TRAP_DB, &debug);
	set_nmi_gate(X86_TRAP_BP, &int3);
#endif
}