| Commit message (Collapse) | Author | Age | |
|---|---|---|---|
| * | [XTENSA] Add support for cache-aliasing | Chris Zankel | 2007-08-27 |
| | | | | | | | | | | | | | | Add support for processors that have cache-aliasing issues, such as the Stretch S5000 processor. Cache-aliasing means that the size of the cache (for one way) is larger than the page size, thus, a page can end up in several places in cache depending on the virtual to physical translation. The method used here is to map a user page temporarily through the auto-refill way 0 and of of the DTLB. We probably will want to revisit this issue and use a better approach with kmap/kunmap. Signed-off-by: Chris Zankel <chris@zankel.net> | ||
| * | Don't include linux/config.h from anywhere else in include/ | David Woodhouse | 2006-04-26 |
| | | | | | Signed-off-by: David Woodhouse <dwmw2@infradead.org> | ||
| * | [PATCH] xtensa: Architecture support for Tensilica Xtensa Part 6 | Chris Zankel | 2005-06-24 |
| The attached patches provides part 6 of an architecture implementation for the Tensilica Xtensa CPU series. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org> | |||
 |
index : litmus-rt.git | |
| The LITMUS^RT kernel. | Bjoern Brandenburg |
| aboutsummaryrefslogtreecommitdiffstats |