aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-mips/cpu.h
Commit message (Expand)AuthorAge
* [MIPS] Convert list of CPU types from #define to enum.Ralf Baechle2007-10-11
* [MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.Ralf Baechle2007-10-11
* [MIPS] Add support for BCM47XX CPUs.Aurelien Jarno2007-10-11
* [MIPS] PMC MSP71xx mips commonMarc St-Jean2007-07-10
* [MIPS] define Hit_Invalidate_I to Index_Invalidate_I for loongson2Fuxin Zhang2007-07-10
* [MIPS] Enable support for the userlocal hardware registerRalf Baechle2007-07-10
* [MIPS] Add macros to encode processor revisions.Ralf Baechle2007-07-06
* [MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle2006-07-13
* [MIPS] Treat R14000 like R10000.Kumba2006-05-31
* [MIPS] Fix detection and handling of the 74K processor.Chris Dearman2006-05-31
* [MIPS] Fix CPU type bitmasks for MIPS III, IV and V.Maciej W. Rozycki2006-02-14
* MIPS: Reorganize ISA constants strictly as bitmasks.Ralf Baechle2006-01-10
* MIPS: Introduce machinery for testing for MIPSxxR1/2.Ralf Baechle2006-01-10
* MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle2006-01-10
* Add support for SB1A CPU.Andrew Isaacson2005-10-29
* Cleanup the mess in cpu_cache_init.Ralf Baechle2005-10-29
* Move MIPS Technologies processor IDs to where they belong.Maciej W. Rozycki2005-10-29
* Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov2005-10-29
* Detect the MIPS R2 vectored interrupt, external interrupt controllerRalf Baechle2005-10-29
* Detect the 34K.Ralf Baechle2005-10-29
* Support the MIPS32 / MIPS64 DSP ASE.Ralf Baechle2005-10-29
* Cleanup decoding of MIPSxx config registers.Ralf Baechle2005-10-29
* Base Au1200 2.6 support.Pete Popov2005-10-29
* Add a few more PrId vendor IDs.Ralf Baechle2005-10-29
* Linux-2.6.12-rc2v2.6.12-rc2Linus Torvalds2005-04-16
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-18 15:30:31 -0500