aboutsummaryrefslogtreecommitdiffstats
path: root/drivers
Commit message (Expand)AuthorAge
* virtio_blk: drop REQ_HARDBARRIER supportTejun Heo2010-09-10
* block/loop: implement REQ_FLUSH/FUA supportTejun Heo2010-09-10
* block: remove spurious uses of REQ_HARDBARRIERTejun Heo2010-09-10
* block: deprecate barrier and replace blk_queue_ordered() with blk_queue_flush()Tejun Heo2010-09-10
* block: kill QUEUE_ORDERED_BY_TAGTejun Heo2010-09-10
* block/loop: queue ordered mode should be DRAIN_FLUSHTejun Heo2010-09-10
* ide: remove unnecessary blk_queue_flushing() test in do_ide_request()Tejun Heo2010-09-10
* Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/anh...Linus Torvalds2010-08-22
|\
| * drm/i915,intel_agp: Add support for Sandybridge D0Zhenyu Wang2010-08-22
| * drm/i915: fix render pipe control notify on sandybridgeZhenyu Wang2010-08-22
| * agp/intel: set 40-bit dma mask on SandybridgeZhenyu Wang2010-08-22
| * drm/i915: Remove the conflicting BUG_ON()Chris Wilson2010-08-22
| * drm/i915/suspend: s/IS_IRONLAKE/HAS_PCH_SPLIT/Chris Wilson2010-08-22
| * drm/i915/suspend: Flush register writes before busy-waiting.Chris Wilson2010-08-22
| * i915: disable DAC on Ironlake also when doing CRT load detection.Dave Airlie2010-08-22
| * drm/i915: wait for actual vblank, not just 20msJesse Barnes2010-08-22
| * drm/i915: make sure eDP PLL is enabled at the right timeJesse Barnes2010-08-18
| * drm/i915: fix VGA plane disable for Ironlake+Jesse Barnes2010-08-18
| * drm/i915: eDP mode set sequence correctionsJesse Barnes2010-08-18
| * drm/i915: add panel reset workaroundJesse Barnes2010-08-18
| * drm/i915: Enable RC6 on Ironlake.Zou Nan hai2010-08-09
| * drm/i915/sdvo: Only set is_lvds if we have a valid fixed mode.Chris Wilson2010-08-09
| * drm/i915: Set up a render context on IronlakeZou Nan hai2010-08-09
| * drm/i915 invalidate indirect state pointers at end of ring execZou Nan hai2010-08-09
| * drm/i915: Wake-up wait_request() from elapsed hang-check (v2)Chris Wilson2010-08-09
| * drm/i915: Apply i830 errata for cursor alignmentChris Wilson2010-08-09
| * drm/i915: Only update i845/i865 CURBASE when disabled (v2)Chris Wilson2010-08-09
| * drm/i915: FBC is updated within set_base() so remove second call in mode_set()Chris Wilson2010-08-09
| * drm/i915/edp: Flush the write before waiting for PLLsChris Wilson2010-08-09
| * drm/i915: Ensure that while(INREG()) are bounded (v2)Chris Wilson2010-08-09
| * drm/i915/ringbuffer: Set ring->gem_buffer = NULL on init unwindChris Wilson2010-08-09
| * drm/i915: Update watermarks for Ironlake after dpms changesChris Wilson2010-08-09
| * drm/i915/opregion: Use ASLE response codes defined in 0.1Chris Wilson2010-08-09
| * drm/i915/display: Add pipe/plane information to dpms debuggingChris Wilson2010-08-09
| * drm/i915: Truncate the shmem backing pages on purgeChris Wilson2010-08-09
| * drm/i915: Write to display base last.Chris Wilson2010-08-09
| * drm/i915: Enable aspect/centering panel fitting for Ironlake.Chris Wilson2010-08-09
| * drm/i915/sdvo: Markup a few constant strings.Chris Wilson2010-08-09
| * drm/i915: Record error batch buffers using iomemChris Wilson2010-08-09
| * drm/i915: Maintain LRU order of inactive objects upon access by CPU (v2)Chris Wilson2010-08-09
| * drm/i915: Implement fair lru eviction across both rings. (v2)Chris Wilson2010-08-09
| * drm/i915: Move the eviction logic to its own file.Chris Wilson2010-08-09
| * drm/i915: Use a common seqno for all rings.Chris Wilson2010-08-09
| * drm/i915: prepare for fair lru evictionDaniel Vetter2010-08-09
| * drm/i915: Append the object onto the inactive list on binding.Chris Wilson2010-08-09
| * drm/i915: Capture the overlay status upon a GPU hang.Chris Wilson2010-08-09
| * drm/i915: Use an uncommon name for the local dev_priv in macrosChris Wilson2010-08-09
| * drm/i915: Inline ringbuffer_emit()Chris Wilson2010-08-09
| * drm/i915: Move ringbuffer accounting to begin/advance.Chris Wilson2010-08-09
| * drm/i915: Unroll wrapping of the ringbuffer.Chris Wilson2010-08-09
generated by cgit v1.2.2 (git 2.25.0) at 2024-11-26 15:06:57 -0500