aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu
Commit message (Expand)AuthorAge
* gpu: add moduleparam.h to drivers/gpu/drm/drm_crtc_helper.cPaul Gortmaker2011-10-31
* gpu: add module.h to drivers/gpu files as required.Paul Gortmaker2011-10-31
* gpu: Add export.h as required to drivers/gpu files.Paul Gortmaker2011-10-31
* Merge branch 'drm-core-next' of git://people.freedesktop.org/~airlied/linuxLinus Torvalds2011-10-28
|\
| * Revert "drm/ttm: add a way to bo_wait for either the last read or last write"Dave Airlie2011-10-27
| * Revert "drm/radeon/kms: add a new gem_wait ioctl with read/write flags"Dave Airlie2011-10-27
| * Merge branch 'drm-intel-next' of git://people.freedesktop.org/~keithp/linux i...Dave Airlie2011-10-24
| |\
| | * drm/i915/dp: Fix eDP on PCH DP on CPT/PPTAdam Jackson2011-10-21
| | * drm/i915/dp: Introduce is_cpu_edp()Adam Jackson2011-10-21
| | * drm/i915: use correct SPD type valueJesse Barnes2011-10-21
| | * drm/i915: fix ILK+ infoframe supportJesse Barnes2011-10-21
| | * drm/i915: add DP test request handlingJesse Barnes2011-10-21
| | * drm/i915: read full receiver capability field during DP hot plugJesse Barnes2011-10-21
| | * drm/i915/dp: Remove eDP special cases from bandwidth checksAdam Jackson2011-10-21
| | * drm/i915/dp: Fix the math in intel_dp_link_requiredAdam Jackson2011-10-21
| | * drm/i915/panel: Always record the backlight level again (but cleverly)Takashi Iwai2011-10-21
| | * i915: Move i915_read/write out of lineAndi Kleen2011-10-21
| | * drm/i915: remove transcoder PLL mashing from mode_set per specsJesse Barnes2011-10-21
| | * drm/i915: if transcoder disable fails, say whichJesse Barnes2011-10-21
| | * drm/i915: set watermarks for third pipe on IVBJesse Barnes2011-10-21
| | * drm/i915: export a CPT mode set verification functionJesse Barnes2011-10-21
| | * drm/i915: fix transcoder PLL select maskingJesse Barnes2011-10-21
| | * drm/i915: fix IVB cursor supportJesse Barnes2011-10-21
| | * drm/i915: fix debug output for 3 pipe configsJesse Barnes2011-10-21
| | * drm/i915: add PLL sharing support to handle 3 pipesJesse Barnes2011-10-21
| | * drm/i915: fix PCH PLL assertion check for 3 pipesJesse Barnes2011-10-20
| | * drm/i915: use transcoder select bits on VGA and HDMI on CPTJesse Barnes2011-10-20
| | * drm/i915: split refclk code out of ironlake_crtc_mode_setJesse Barnes2011-10-20
| | * drm/i915: support 3 pipes on IVB+Jesse Barnes2011-10-20
| | * drm/i915: PLL macro cleanup and pipe assertion checkJesse Barnes2011-10-20
| | * drm/i915: always set FDI composite sync bitJesse Barnes2011-10-20
| | * drm/i915: Use PIPE_CONTROL for flushing on gen6+.Jesse Barnes2011-10-20
| | * drm/i915: Rename PIPE_CONTROL bit defines to be less terse.Kenneth Graunke2011-10-20
| | * drm/i915: Remove implied length of 2 from GFX_OP_PIPE_CONTROL #define.Kenneth Graunke2011-10-20
| | * drm/i915: ILK + VT-d workaroundBen Widawsky2011-10-20
| | * drm/i915: Remove early exit on i915_gpu_idleBen Widawsky2011-10-20
| | * drm/i915: drop KM_USER0 argument to k(un)map_atomicDaniel Vetter2011-10-20
| | * drm/i915: Defend against userspace creating a gem object with size==0Chris Wilson2011-10-20
| | * drm/i915: simplify swapin/out swizzle checking a bitDaniel Vetter2011-10-20
| | * drm/i915: fix swizzling on gen6+Daniel Vetter2011-10-20
| | * drm/i915: properly cancel rps_work on module unload v2Daniel Vetter2011-10-20
| | * drm/i915: close PM interrupt masking races in the rps work funcDaniel Vetter2011-10-20
| | * drm/i915: close PM interrupt masking races in the irq handlerDaniel Vetter2011-10-20
| | * drm/i915: Remove redundant bit shifting from intel_gmbus_set_speedAdam Jackson2011-10-20
| | * drm/i915: Rename intel_sdvo_hdmi_sink_detectAdam Jackson2011-10-20
| | * drm/i915: Fix multifunction SDVO detectionAdam Jackson2011-10-20
| | * drm/i915: Remove "i2c_speed" nonsense from child device tableAdam Jackson2011-10-20
| | * Merge branch 'fix-pch-refclk' into fooKeith Packard2011-10-20
| | |\
| | | * drm/i915: Initialize PCH refclks at modeset init timeKeith Packard2011-09-28
| | | * drm/i915: All PCH refclks are 120MHzKeith Packard2011-09-28