aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/i915_irq.c
Commit message (Expand)AuthorAge
* drm/i915: Can't do accurate vblank timestamps with UMSKeith Packard2011-08-15
* Merge branch 'drm-intel-fixes' into drm-intel-nextKeith Packard2011-07-28
|\
| * drm/i915: Fixup for 'Hold mode_config->mutex during hotplug'Keith Packard2011-07-28
* | Merge branch 'drm-intel-fixes' into drm-intel-nextKeith Packard2011-07-25
|\|
| * drm/i915: Hold mode_config->mutex during hotplug processingKeith Packard2011-07-25
* | Merge branch 'drm-intel-fixes' into drm-intel-nextKeith Packard2011-07-01
|\|
| * drm/i915: apply HWSTAM writes to Ivy Bridge as wellJesse Barnes2011-07-01
* | Merge branch 'drm-intel-fixes' into drm-intel-nextKeith Packard2011-06-29
|\|
| * drm/i915: move IRQ function table init to i915_irq.cJesse Barnes2011-06-29
* | drm/i915: hangcheck disable parameterBen Widawsky2011-06-29
|/
* drm/i915: Apply HWSTAM workaround for BSD ring on SandyBridgeChris Wilson2011-06-21
* drm/i915: Fix gen6 (SNB) missed BLT ring interrupts.Daniel J Blueman2011-06-17
* drm/i915: fix if statement in ivybridge irq handlerDan Carpenter2011-06-04
* drm/i915: initialize gen6 rps work queue on Sandy Bridge and Ivy BridgeJesse Barnes2011-05-18
* drm/i915: interrupt & vblank support for Ivy BridgeJesse Barnes2011-05-13
* drm/i915: split enable/disable vblank code into chipset specific functionsJesse Barnes2011-05-13
* drm/i915: split irq handling into per-chipset functionsJesse Barnes2011-05-13
* drm/i915: move gen6 rps handling to workqueueBen Widawsky2011-05-10
* drm/i915: reference counted forcewakeBen Widawsky2011-05-10
* drm/i915: Rename agp_type to cache_levelChris Wilson2011-05-10
* drm/i915: Move the irq wait queue initialisation into the ring initChris Wilson2011-05-10
* drm/i915: Replace vblank PM QoS with "Interrupt-Based AGPBUSY#"Chris Wilson2011-03-01
* Revert "drm/i915: Use PM QoS to prevent C-State starvation of gen3 GPU"Chris Wilson2011-03-01
* drm/i915: Silence an innocuous compiler warning for an unused variableChris Wilson2011-03-01
* Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2011-02-16
|\
| * drm/i915: don't enable FDI & transcoder interrupts after allJesse Barnes2011-02-16
* | drm/i915: cleanup per-pipe reg usageJesse Barnes2011-02-07
* | drm/i915: Refine tracepointsChris Wilson2011-02-07
* | drm/i915: Include 'i915_error_state' hint for when the GPU catches fireChris Wilson2011-02-07
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2011-02-01
|\|
| * drm/i915: Suppress spurious vblank interruptsChris Wilson2011-01-31
* | drm/i915: Record all error ringbuffersChris Wilson2011-01-28
* | Merge branch 'drm-intel-fixes' into drm-intel-nextChris Wilson2011-01-24
|\|
| * drm/i915: Prevent uninitialised reads during error state captureChris Wilson2011-01-24
| * drm/i915: Handle the no-interrupts case for UMS by pollingChris Wilson2011-01-24
| * drm/i915: Increase the amount of defense before computing vblank timestampsChris Wilson2011-01-24
| * drm/i915: Don't kick-off hangcheck after a DRI interruptChris Wilson2011-01-20
* | drm/i915: Remove unused code: i915_enable_interrupt()Chris Wilson2011-01-23
* | drm/i915: Use PM QoS to prevent C-State starvation of gen3 GPUChris Wilson2011-01-19
|/
* drm/i915: Fix error handler to capture the first batch after the seqnoChris Wilson2011-01-13
* drm/i915: Record AGP memory type upon errorChris Wilson2011-01-11
* drm/i915: Record the error batchbuffer on each ringChris Wilson2011-01-11
* drm/i915: detect & report PCH display error interruptsJesse Barnes2011-01-11
* drm/i915/debugfs: Show the per-ring IMRChris Wilson2011-01-11
* drm/i915: Mask USER interrupts on gen6 (until required)Chris Wilson2011-01-11
* drm/i915: dynamic render p-state support for Sandy BridgeJesse Barnes2010-12-18
* drm/i915: Add support for precise vblank timestamping (v2)Mario Kleiner2010-12-16
* Revert "drm/i915: Avoid using PIPE_CONTROL on Ironlake"Chris Wilson2010-12-15
* drm/i915/ringbuffer: Make IRQ refcnting atomicChris Wilson2010-12-14
* drm/i915: Avoid using PIPE_CONTROL on IronlakeChris Wilson2010-12-05