aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips
Commit message (Expand)AuthorAge
...
| | | | | | | | * MIPS: Netlogic: XLP PCIe controller support.Ganesan Ramalingam2012-07-24
| | | | | | | | * MIPS: Netlogic: Platform changes for XLR/XLS I2CJayachandran C2012-07-24
| | | | | | | | * MIPS: Netlogic: Platform NAND/NOR flash supportGanesan Ramalingam2012-07-24
| | | | | | | | * MIPS: Netlogic: Platform changes for XLS USBJayachandran C2012-07-24
| | | | | | | | * MIPS: Netlogic: Remove NETLOGIC_ prefixJayachandran C2012-07-24
| | | | | | | | * MIPS: Netlogic: SMP wakeup code updateJayachandran C2012-07-24
| | | | | | | | * MIPS: Netlogic: Update comments in smpboot.SJayachandran C2012-07-24
| | |_|_|_|_|_|/ | |/| | | | | |
| | | | | | | * MIPS: Loongson 1B: Add defconfigKelvin Cheung2012-07-25
| | | | | | | * MIPS: Loongson 1B: Add board supportKelvin Cheung2012-07-25
| | | | | | | * MIPS: Add CPU support for Loongson1BKelvin Cheung2012-07-23
| | |_|_|_|_|/ | |/| | | | |
| | | | | | * MIPS: Enable vmlinuz for JZ4740Lluís Batlle i Rossell2012-07-23
| | | | | | * MIPS: JZ4740: reset: Initialize hibernate wakeup counters.Maarten ter Huurne2012-07-23
| | | | | | * MIPS: JZ4740: qi_lb60: Look for NAND chip in bank 1.Maarten ter Huurne2012-07-23
| | | | | | * MTD: NAND: JZ4740: Multi-bank support with autodetectionMaarten ter Huurne2012-07-23
| | |_|_|_|/ | |/| | | |
| | | | | * MIPS: Octeon: Use device tree to register serial ports.David Daney2012-07-23
| | | | | * netdev: octeon_mgmt: Convert to use device tree.David Daney2012-07-23
| | | | | * netdev: mdio-octeon.c: Convert to use device tree.David Daney2012-07-23
| | | | | * i2c: Convert i2c-octeon.c to use device tree.David Daney2012-07-23
| | | | | * MIPS: Octeon: Setup irq_domains for interrupts.David Daney2012-07-23
| | | | | * MIPS: Octeon: Initialize and fixup device tree.David Daney2012-07-23
| | | | | * MIPS: Prune some target specific code out of prom.cDavid Daney2012-07-23
| | | | | * MIPS: Octeon: Add device tree source files.David Daney2012-07-23
| | | | | * MIPS: OCTEON: Consolidate the edge and level irq_chip structures.David Daney2012-07-23
| | | | | * MIPS: OCTEON: Remove unneeded OCTEON_IRQ_* defines.David Daney2012-07-23
| | | | | * MIPS: Octeon: Remove use of OCTEON_IRQ_RST.David Daney2012-07-23
| | | | | * MIPS: Octeon: Add irq handlers for GPIO interrupts.David Daney2012-07-23
| | | | | * MIPS: OCTEON: Remove some unused files.David Daney2012-07-23
| | |_|_|/ | |/| | |
| | | | * MIPS: BCM63XX: Add 96328avng reference boardJonas Gorski2012-07-24
| | | | * MIPS: Expose PCIe drivers for MIPSJonas Gorski2012-07-24
| | | | * MIPS: BCM63XX: Add PCIe Support for BCM6328Jonas Gorski2012-07-24
| | | | * MIPS: BCM63XX: Move the PCI initialization into its own functionJonas Gorski2012-07-24
| | | | * MIPS: BCM63XX: Add basic BCM6328 supportJonas Gorski2012-07-24
| | | | * MIPS: BCM63XX: Use the Chip ID register for identifying the SoCJonas Gorski2012-07-24
| | | | * MIPS: BCM63XX: Add flash type detectionJonas Gorski2012-07-24
| | | | * MIPS: BCM63XX: Move flash registration out of board_bcm963xx.cJonas Gorski2012-07-24
| | | | * MIPS: BCM63XX: add RNG driver platform_device stubFlorian Fainelli2012-07-24
| | | | * MIPS: BCM63XX: add RNG peripheral definitionsFlorian Fainelli2012-07-24
| | | | * MIPS: BCM63XX: add support for "ipsec" clockFlorian Fainelli2012-07-24
| | | | * MIPS: OCTEON: Remove some unused files.David Daney2012-07-24
| | | | * MIPS: BCM63XX: Fix platform_devices idFlorian Fainelli2012-07-24
| | | | * MIPS: BCM63xx: Make board setup code register the spi platform deviceFlorian Fainelli2012-07-23
| | | | * MIPS: BCM63xx: Add stub to register the SPI platform driverFlorian Fainelli2012-07-23
| | | | * MIPS: BCM63xx: Define internal registers offsets of the SPI controllerFlorian Fainelli2012-07-23
| | | | * MIPS: BCM63xx: Remove SPI2 registerFlorian Fainelli2012-07-23
| | | | * MIPS: BCM63xx: Define SPI register sizes.Florian Fainelli2012-07-23
| | | | * MIPS: BCM63xx: Add BCM6368 SPI clock maskFlorian Fainelli2012-07-23
| | | | * MIPS: BCM63xx: Define BCM6358 SPI base addressFlorian Fainelli2012-07-23
| | | | * MIPS: BCM63xx: Add IRQ_SPI and CPU specific SPI IRQ valuesFlorian Fainelli2012-07-23
| | | | * MIPS: BCM63XX: Be consistent in clock bits enable namingFlorian Fainelli2012-07-23
| | |_|/ | |/| |
| | | * MIPS: Alchemy: handle db1200 cpld ints as they come inManuel Lauss2012-07-23
generated by cgit v1.2.2 (git 2.25.0) at 2025-09-07 22:08:23 -0400