aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
Commit message (Expand)AuthorAge
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2014-01-30
|\
| * mips: delete non-required instances of include <linux/init.h>Paul Gortmaker2014-01-24
| * MIPS: improve checks for noncoherent DMAFelix Fietkau2014-01-22
| * MIPS: Add support for interAptiv coresLeonid Yegoshin2014-01-22
| * MIPS: Add support for FTLBsLeonid Yegoshin2014-01-22
| * MIPS: mm: Use the TLBINVF instruction to flush the VTLBLeonid Yegoshin2014-01-22
| * MIPS: Add support for the proAptiv coresLeonid Yegoshin2014-01-22
| * MIPS: mm: Move UNIQUE_ENTRYHI macro to a header fileMarkos Chandras2014-01-22
| * MIPS: mm: c-r4k: Panic if IL or DL fields have a reserved valueMarkos Chandras2014-01-22
* | MIPS: fix blast_icache32 on loongson2Aaro Koskinen2014-01-15
* | MIPS: fix case mismatch in local_r4k_flush_icache_range()Huacai Chen2014-01-15
|/
* Merge branch 'sched-core-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2013-11-11
|\
| * Merge tag 'v3.12-rc4' into sched/coreIngo Molnar2013-10-09
| |\
| * | sched: Extract the basic add/sub preempt_count modifiersPeter Zijlstra2013-09-25
* | | MIPS: Loongson: Get rid of Loongson 2 #ifdefery all over arch/mips.Ralf Baechle2013-10-29
* | | MIPS: mm: Use scratch for PGD when !CONFIG_MIPS_PGD_C0_CONTEXTJayachandran C2013-10-29
* | | MIPS: Remove unnecessary platform dma helper functionsFelix Fietkau2013-10-29
* | | MIPS: Move definition of SMP processor id register to header fileJayachandran C2013-10-29
| |/ |/|
* | MIPS: Fix forgotten preempt_enable() when CPU has inclusive pcachesYoichi Yuasa2013-10-02
* | MIPS: mm: Move some checks out of 'for' loop in DMA operationsJayachandran C2013-09-25
* | MIPS: 74K/1074K: Correct erratum workaround.Maciej W. Rozycki2013-09-18
* | MIPS: Cleanup CP0 PRId and CP1 FPIR register access masksMaciej W. Rozycki2013-09-18
* | MIPS: Optimize current_cpu_type() for better code.Ralf Baechle2013-09-17
* | MIPS: Fix accessing to per-cpu data when flushing the cacheRalf Baechle2013-09-17
|/
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2013-09-12
|\
| * Merge branch '3.11-fixes' into mips-for-linux-nextRalf Baechle2013-09-06
| |\
| | * MIPS: DMA: Fix BUG due to smp_processor_id() in preemptible codeJerin Jacob2013-09-06
| * | Merge branch '3.11-fixes' into mips-for-linux-nextRalf Baechle2013-09-05
| |\|
| | * MIPS: Export copy_from_user_page() (needed by lustre)Geert Uytterhoeven2013-09-05
| * | Merge branch '3.11-fixes' into mips-for-linux-nextRalf Baechle2013-09-04
| |\|
| | * MIPS: Fix get_user_page_fast() for mips with cache aliasKamal Dasu2013-08-26
| * | MIPS: DMA: For BMIPS5000 cores flush region just like non-coherent R10000Jim Quinlan2013-09-04
| * | MIPS: OCTEON: Set L1 cache parameters for OCTEON3 CPUs.David Daney2013-08-26
| * | MIPS: Generate OCTEON3 TLB handlers with the same features as OCTEON2.David Daney2013-08-26
| * | MIPS: tlbex: Guard tlbmiss_handler_setup_pgdTony Wu2013-08-26
| |/
* | arch: mm: pass userspace fault flag to generic fault handlerJohannes Weiner2013-09-12
* | arch: mm: do not invoke OOM killer on kernel fault OOMJohannes Weiner2013-09-12
* | mm: migrate: check movability of hugepage in unmap_and_move_huge_page()Naoya Horiguchi2013-09-11
|/
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2013-07-19
|\
| * MIPS: tlbex: fix broken build in v3.11-rc1Aaro Koskinen2013-07-19
| * MIPS: tlbex: Fix typo in r3000 tlb store handlerTony Wu2013-07-19
* | MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker2013-07-14
|/
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2013-07-13
|\
| * Merge branch '3.10-fixes' into mips-for-linux-nextRalf Baechle2013-07-12
| |\
| | * MIPS: tlbex: Fix size of area to be flushed.Ralf Baechle2013-06-26
| | * MIPS: Flush TLB handlers directly after writing themJonas Gorski2013-06-25
| | * MIPS: Fix TLBR-use hazards for R2 cores in the TLB reload handlersRalf Baechle2013-06-21
| | * MIPS: Sibyte: Fix build for SIBYTE_BW_TRACE on BCM1x55 and BCM1x80.Ralf Baechle2013-06-21
| * | MIPS: Fix typos and cleanup commentTony Wu2013-07-01
| * | MIPS: Cleanup indentation and whitespaceTony Wu2013-07-01
generated by cgit v1.2.2 (git 2.25.0) at 2025-01-19 13:43:18 -0500