aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/tlbex.c
Commit message (Expand)AuthorAge
* MIPS: No branches in delay slots for huge pages in handle_tlblDavid Daney2011-09-21
* MIPS: tlbex: Fix build error in R3000 code.Ralf Baechle2011-09-21
* MIPS: Close races in TLB modify handlers.David Daney2011-07-26
* MIPS: Netlogic: Cache, TLB support and feature overrides for XLRJayachandran C2011-05-19
* MIPS: tlbex: Fix GCC 4.6.0 build errorRalf Baechle2011-05-10
* Fix common misspellingsLucas De Marchi2011-03-31
* MIPS: Add an unreachable return statement to satisfy buggy GCCs.David Daney2011-03-14
* MIPS: Optimize TLB handlers for Octeon CPUsDavid Daney2011-01-18
* MIPS: Use BBIT instructions in TLB handlersDavid Daney2011-01-18
* MIPS: Use C0_KScratch (if present) to hold PGD pointer.David Daney2011-01-18
* MIPS: Decouple BMIPS CPU support from bcm47xx/bcm63xx SoC codeKevin Cernekee2010-10-29
* MIPS: JZ4740: Add base support for Ingenic JZ4740 System-on-a-ChipLars-Peter Clausen2010-08-05
* MIPS: Check for accesses beyond the end of the PGD.David Daney2010-04-30
* MIPS: Use uasm_i_ds{r,l}l_safe() instead of uasm_i_ds{r,l}l() in tlbex.cDavid Daney2010-04-30
* MIPS: Sibyte: Fix M3 TLB exception handler workaround.Ralf Baechle2010-04-12
* MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-27
* MIPS: Use 64-bit stores to c0_entrylo on 64-bit kernels.David Daney2010-02-27
* MIPS: Move arch/mips/mm/uasm.h to arch/mips/include/asm/uasm.hFlorian Fainelli2010-02-27
* MIPS: Two-level pagetables for 64-bit kernels with 64KB pages.David Daney2010-02-27
* MIPS: Cleanup forgotten label_module_alloc in tlbex.cDavid Daney2010-01-12
* MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors.David Daney2009-12-16
* MIPS: BCM63xx: Add Broadcom 63xx CPU definitions.Maxime Bizon2009-09-17
* MIPS: Shrink the size of tlb handlerWu Fei2009-09-17
* MIPS: Build fix - include <linux/smp.h> into all smp_processor_id() users.Ralf Baechle2009-06-24
* MIPS: TLB support for hugetlbfs.David Daney2009-06-17
* MIPS: Remove unused parameters from iPTE_LW.David Daney2009-06-17
* MIPS: Remove dead case label.David Daney2009-06-17
* MIPS: Allow R2 CPUs to turn off generation of 'ehb' instructions.David Daney2009-06-17
* MIPS: Fold the TLB refill at the vmalloc path if possible.David Daney2009-06-17
* MIPS: Replace some magic numbers with symbolic values in tlbex.cDavid Daney2009-06-17
* MIPS: Alchemy: MIPS hazard workarounds are not required.Manuel Lauss2009-03-30
* MIPS: Alchemy: unify CPU model constants.Manuel Lauss2009-03-30
* MIPS: NEC VR5500 processor support fixupShinya Kuribayashi2009-03-11
* MIPS: Add Cavium OCTEON slot into proper tlb category.David Daney2009-01-11
* [MIPS] Fix WARNING: at kernel/smp.c:290Thomas Bogendoerfer2008-09-05
* [MIPS] R4700: Fix build_tlb_probe_entryThomas Bogendoerfer2008-06-05
* [MIPS] Add missing 4KEC TLB refill handlerThomas Bogendoerfer2008-04-01
* [MIPS] Fix loads of section missmatchesRalf Baechle2008-03-12
* [MIPS] Split the micro-assembler from tlbex.c.Thiemo Seufer2008-02-01
* [MIPS] Alchemy: Au1210/Au1250 CPU supportManuel Lauss2008-01-29
* [MIPS] tlbex.c: cleanup debug codeFranck Bui-Huu2008-01-29
* [MIPS] tlbex.c: use __cacheline_aligned instead of __tlb_handler_align Franck Bui-Huu2008-01-29
* [MIPS] tlbex.c: cleanup include filesFranck Bui-Huu2008-01-29
* [MIPS] tlbex.c: Cleanup __init usages.Franck Bui-Huu2008-01-29
* [MIPS] R4000/R4400 daddiu erratum workaroundMaciej W. Rozycki2008-01-29
* [MIPS] tlbex: Cleanup handling of R2 hazards in TLB handlers.Ralf Baechle2008-01-29
* [MIPS] Revert "[MIPS] tlbex.c: Cleanup __init usage."Ralf Baechle2007-10-12
* [MIPS] tlbex.c: Cleanup __init usage.Franck Bui-Huu2007-10-11
* [MIPS] checkfiles: Fix "need space after that ','" errors.Ralf Baechle2007-10-11
* [MIPS] Allow hardwiring of the CPU type to a single type for optimization.Ralf Baechle2007-10-11
generated by cgit v1.2.2 (git 2.25.0) at 2024-12-25 04:25:00 -0500