Commit message (Expand) | Author | Age | |
---|---|---|---|
* | [MIPS] VSMP: Fix initialization ordering bug. | Ralf Baechle | 2007-07-04 |
* | [MIPS] Separate performance counter interrupts | Chris Dearman | 2007-06-14 |
* | [MIPS] Define MIPS_CPU_IRQ_BASE in generic header | Atsushi Nemoto | 2007-02-06 |
* | [MIPS] use generic_handle_irq, handle_level_irq, handle_percpu_irq | Atsushi Nemoto | 2006-11-29 |
* | [MIPS] VSMP: Synchronize cp0 counters on bootup. | Ralf Baechle | 2006-10-31 |
* | [MIPS] VSMP: Fix initialization ordering bug. | Ralf Baechle | 2006-10-31 |
* | [MIPS] Complete fixes after removal of pt_regs argument to int handlers. | Ralf Baechle | 2006-10-07 |
* | [MIPS] MT: Initialise all writable bits in Cause register to zero. | Chris Dearman | 2006-09-27 |
* | [PATCH] irq-flags: MIPS: Use the new IRQF_ constants | Thomas Gleixner | 2006-07-02 |
* | [MIPS] FPU affinity for MT ASE. | Ralf Baechle | 2006-04-18 |
* | [MIPS] MT: Improved multithreading support. | Ralf Baechle | 2006-04-18 |