aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/pinctrl/atmel,at91-pinctrl.txt
Commit message (Collapse)AuthorAge
* doc: devicetree: Fix various typosMasanari Iida2013-04-24
| | | | | | | Fix spelling typos in Documentation/devicetree/bindings. Signed-off-by: Masanari Iida <standby24x7@gmail.com> Signed-off-by: Jiri Kosina <jkosina@suse.cz>
* ARM: at91/at91-pinctrl documentation: fix typo and add some detailsRichard Genoud2013-01-23
| | | | | | | | | The relation between PIN_BANK numbers and pio letters wasn't made very clear. Signed-off-by: Richard Genoud <richard.genoud@gmail.com> Acked-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Signed-off-by: Nicolas Ferre <nicolas.ferre@atmel.com>
* pinctrl: at91 add deglitch, debounce, pull down and schmitt trigger mux ↵Jean-Christophe PLAGNIOL-VILLARD2012-11-18
| | | | | | | | | | | | option support add : set_deglitch: enable/disable deglitch set_debounce: enable/disable debounce set_pulldown: enable/disable pulldown disable_schmitt_trig: disable schmitt trigger Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
* ARM: at91: add pinctrl supportJean-Christophe PLAGNIOL-VILLARD2012-10-12
This is also include the gpio controller as the IP share both. Each soc will have to describe the SoC limitation and pin configuration via DT. This will allow to do not need to touch the C code when adding new SoC if the IP version is supported. Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>