aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAge
* drm/i915: Use ilk_wm_max_level() in latency debugfs filesDamien Lespiau2014-05-13
* drm/i915: Don't cast void* pointersDamien Lespiau2014-05-13
* drm/i915: Work-around garbage DR4 from UXADaniel Vetter2014-05-13
* drm/i915: WARN_ON fence pin leaksDaniel Vetter2014-05-13
* drm/i915: Kill vblank waits after pipe enable on gmch platformsVille Syrjälä2014-05-13
* drm/i915: Disable/enable planes as the first/last thing during modeset on gmc...Ville Syrjälä2014-05-13
* drm/i915: Ringbuffer signal func for the second BSD ringOscar Mateo2014-05-13
* x86/gpu: Sprinkle const, __init and __initconst to stolen memory quirksVille Syrjälä2014-05-13
* x86/gpu: Implement stolen memory size early quirk for CHVDamien Lespiau2014-05-13
* drm/i915/chv: Implement stolen memory size detectionDamien Lespiau2014-05-13
* drm/i915/chv: CHV doesn't have CRT outputVille Syrjälä2014-05-13
* drm/i915/chv: Add DPLL state readout supportVille Syrjälä2014-05-13
* drm/i915/chv: Pipe select change for DP and HDMIChon Ming Lee2014-05-12
* drm/i915/chv: Add phy supports for CherryviewChon Ming Lee2014-05-12
* drm/i915/chv: Add update and enable pll for CherryviewChon Ming Lee2014-05-12
* drm/i915/chv: find the best divisor for the target clock v4Chon Ming Lee2014-05-12
* drm/i915/chv: Trigger phy common lane resetChon Ming Lee2014-05-12
* drm/i915/chv: Add vlv_pipe_to_channelChon Ming Lee2014-05-12
* drm/i915/chv: Update Cherryview DPLL changes to support Port D. v2Chon Ming Lee2014-05-12
* drm/i915/chv: Add DPIO offset for Cherryview. v3Chon Ming Lee2014-05-12
* drm/i915/chv: Add DDL register defines for CherryviewVille Syrjälä2014-05-12
* srm/i915/chv: Add Cherryview PCI IDsVille Syrjälä2014-05-12
* drm/i915/chv: Initial clock gating support for CherryviewVille Syrjälä2014-05-12
* drm/i915/chv: Add Cherryview interrupt registers into debugfsVille Syrjälä2014-05-12
* drm/i915: Drop unecessary casts in i915_irq.cDaniel Vetter2014-05-12
* drm/i915/chv: Preliminary interrupt support for CherryviewVille Syrjälä2014-05-12
* drm/i915: Use hash tables for the command parserBrad Volkin2014-05-12
* drm/i915: Convert gmch platforms over to ilk_crtc_{enable, disable}_planes()Ville Syrjälä2014-05-12
* drm/i915: Flush request queue when waiting for ring spaceChris Wilson2014-05-07
* drm/i915: Improve fallback ring waitingChris Wilson2014-05-07
* drm/i915: Make aliasing a 2nd class VMBen Widawsky2014-05-07
* drm/i915: Use topdown allocation for PPGTT PDEs on gen6/7Ben Widawsky2014-05-07
* drm/i915: vlv: enable runtime PMImre Deak2014-05-07
* drm/i915: vlv: add runtime PM supportImre Deak2014-05-07
* drm/i915: propagate the error code from runtime PM callbacksImre Deak2014-05-07
* drm/i915: add various missing GTI/Gunit register definitionsImre Deak2014-05-07
* drm/i915/chv: Add DPINVGTT registers defines for CherryviewVille Syrjälä2014-05-06
* drm/i915/chv: Add display interrupt registers bits for CherryviewVille Syrjälä2014-05-06
* drm/i915/chv: Add DPFLIPSTAT register bits for CherryviewVille Syrjälä2014-05-06
* drm/i915/chv: Add PIPESTAT register bits for CherryviewVille Syrjälä2014-05-06
* drm/i915/chv: Enable aliasing PPGTT for CHVVille Syrjälä2014-05-06
* drm/i915/chv: Flush caches when programming page tablesRafael Barbalho2014-05-06
* drm/i915/chv: PPAT setup for CherryviewVille Syrjälä2014-05-06
* drm/i915: Remove useless checks from primary enable/disableVille Syrjälä2014-05-06
* drm/i915: Merge LP1+ watermarks in safer wayVille Syrjälä2014-05-06
* drm/i915: Make sure computed watermarks never overflow the registersVille Syrjälä2014-05-06
* drm/i915: Add pipe update trace pointsVille Syrjälä2014-05-06
* drm/i915: Perform primary enable/disable atomically with sprite updatesVille Syrjälä2014-05-06
* drm/i915: Make sprite updates atomicVille Syrjälä2014-05-06
* drm/i915: Support 64b relocationsBen Widawsky2014-05-05
generated by cgit v1.2.2 (git 2.25.0) at 2025-09-10 15:41:29 -0400