aboutsummaryrefslogtreecommitdiffstats
path: root/include/asm-sparc64/cpudata.h
diff options
context:
space:
mode:
Diffstat (limited to 'include/asm-sparc64/cpudata.h')
-rw-r--r--include/asm-sparc64/cpudata.h206
1 files changed, 196 insertions, 10 deletions
diff --git a/include/asm-sparc64/cpudata.h b/include/asm-sparc64/cpudata.h
index 74de79dca915..9d6a6dbaf126 100644
--- a/include/asm-sparc64/cpudata.h
+++ b/include/asm-sparc64/cpudata.h
@@ -1,41 +1,227 @@
1/* cpudata.h: Per-cpu parameters. 1/* cpudata.h: Per-cpu parameters.
2 * 2 *
3 * Copyright (C) 2003, 2005 David S. Miller (davem@redhat.com) 3 * Copyright (C) 2003, 2005, 2006 David S. Miller (davem@davemloft.net)
4 */ 4 */
5 5
6#ifndef _SPARC64_CPUDATA_H 6#ifndef _SPARC64_CPUDATA_H
7#define _SPARC64_CPUDATA_H 7#define _SPARC64_CPUDATA_H
8 8
9#include <asm/hypervisor.h>
10#include <asm/asi.h>
11
12#ifndef __ASSEMBLY__
13
9#include <linux/percpu.h> 14#include <linux/percpu.h>
15#include <linux/threads.h>
10 16
11typedef struct { 17typedef struct {
12 /* Dcache line 1 */ 18 /* Dcache line 1 */
13 unsigned int __softirq_pending; /* must be 1st, see rtrap.S */ 19 unsigned int __softirq_pending; /* must be 1st, see rtrap.S */
14 unsigned int multiplier; 20 unsigned int multiplier;
15 unsigned int counter; 21 unsigned int counter;
16 unsigned int idle_volume; 22 unsigned int __pad1;
17 unsigned long clock_tick; /* %tick's per second */ 23 unsigned long clock_tick; /* %tick's per second */
18 unsigned long udelay_val; 24 unsigned long udelay_val;
19 25
20 /* Dcache line 2 */ 26 /* Dcache line 2, rarely used */
21 unsigned int pgcache_size;
22 unsigned int __pad1;
23 unsigned long *pte_cache[2];
24 unsigned long *pgd_cache;
25
26 /* Dcache line 3, rarely used */
27 unsigned int dcache_size; 27 unsigned int dcache_size;
28 unsigned int dcache_line_size; 28 unsigned int dcache_line_size;
29 unsigned int icache_size; 29 unsigned int icache_size;
30 unsigned int icache_line_size; 30 unsigned int icache_line_size;
31 unsigned int ecache_size; 31 unsigned int ecache_size;
32 unsigned int ecache_line_size; 32 unsigned int ecache_line_size;
33 unsigned int __pad2;
34 unsigned int __pad3; 33 unsigned int __pad3;
34 unsigned int __pad4;
35} cpuinfo_sparc; 35} cpuinfo_sparc;
36 36
37DECLARE_PER_CPU(cpuinfo_sparc, __cpu_data); 37DECLARE_PER_CPU(cpuinfo_sparc, __cpu_data);
38#define cpu_data(__cpu) per_cpu(__cpu_data, (__cpu)) 38#define cpu_data(__cpu) per_cpu(__cpu_data, (__cpu))
39#define local_cpu_data() __get_cpu_var(__cpu_data) 39#define local_cpu_data() __get_cpu_var(__cpu_data)
40 40
41/* Trap handling code needs to get at a few critical values upon
42 * trap entry and to process TSB misses. These cannot be in the
43 * per_cpu() area as we really need to lock them into the TLB and
44 * thus make them part of the main kernel image. As a result we
45 * try to make this as small as possible.
46 *
47 * This is padded out and aligned to 64-bytes to avoid false sharing
48 * on SMP.
49 */
50
51/* If you modify the size of this structure, please update
52 * TRAP_BLOCK_SZ_SHIFT below.
53 */
54struct thread_info;
55struct trap_per_cpu {
56/* D-cache line 1: Basic thread information, cpu and device mondo queues */
57 struct thread_info *thread;
58 unsigned long pgd_paddr;
59 unsigned long cpu_mondo_pa;
60 unsigned long dev_mondo_pa;
61
62/* D-cache line 2: Error Mondo Queue and kernel buffer pointers */
63 unsigned long resum_mondo_pa;
64 unsigned long resum_kernel_buf_pa;
65 unsigned long nonresum_mondo_pa;
66 unsigned long nonresum_kernel_buf_pa;
67
68/* Dcache lines 3, 4, 5, and 6: Hypervisor Fault Status */
69 struct hv_fault_status fault_info;
70
71/* Dcache line 7: Physical addresses of CPU send mondo block and CPU list. */
72 unsigned long cpu_mondo_block_pa;
73 unsigned long cpu_list_pa;
74 unsigned long tsb_huge;
75 unsigned long tsb_huge_temp;
76
77/* Dcache line 8: Unused, needed to keep trap_block a power-of-2 in size. */
78 unsigned long __pad2[4];
79} __attribute__((aligned(64)));
80extern struct trap_per_cpu trap_block[NR_CPUS];
81extern void init_cur_cpu_trap(struct thread_info *);
82extern void setup_tba(void);
83
84struct cpuid_patch_entry {
85 unsigned int addr;
86 unsigned int cheetah_safari[4];
87 unsigned int cheetah_jbus[4];
88 unsigned int starfire[4];
89 unsigned int sun4v[4];
90};
91extern struct cpuid_patch_entry __cpuid_patch, __cpuid_patch_end;
92
93struct sun4v_1insn_patch_entry {
94 unsigned int addr;
95 unsigned int insn;
96};
97extern struct sun4v_1insn_patch_entry __sun4v_1insn_patch,
98 __sun4v_1insn_patch_end;
99
100struct sun4v_2insn_patch_entry {
101 unsigned int addr;
102 unsigned int insns[2];
103};
104extern struct sun4v_2insn_patch_entry __sun4v_2insn_patch,
105 __sun4v_2insn_patch_end;
106
107#endif /* !(__ASSEMBLY__) */
108
109#define TRAP_PER_CPU_THREAD 0x00
110#define TRAP_PER_CPU_PGD_PADDR 0x08
111#define TRAP_PER_CPU_CPU_MONDO_PA 0x10
112#define TRAP_PER_CPU_DEV_MONDO_PA 0x18
113#define TRAP_PER_CPU_RESUM_MONDO_PA 0x20
114#define TRAP_PER_CPU_RESUM_KBUF_PA 0x28
115#define TRAP_PER_CPU_NONRESUM_MONDO_PA 0x30
116#define TRAP_PER_CPU_NONRESUM_KBUF_PA 0x38
117#define TRAP_PER_CPU_FAULT_INFO 0x40
118#define TRAP_PER_CPU_CPU_MONDO_BLOCK_PA 0xc0
119#define TRAP_PER_CPU_CPU_LIST_PA 0xc8
120#define TRAP_PER_CPU_TSB_HUGE 0xd0
121#define TRAP_PER_CPU_TSB_HUGE_TEMP 0xd8
122
123#define TRAP_BLOCK_SZ_SHIFT 8
124
125#include <asm/scratchpad.h>
126
127#define __GET_CPUID(REG) \
128 /* Spitfire implementation (default). */ \
129661: ldxa [%g0] ASI_UPA_CONFIG, REG; \
130 srlx REG, 17, REG; \
131 and REG, 0x1f, REG; \
132 nop; \
133 .section .cpuid_patch, "ax"; \
134 /* Instruction location. */ \
135 .word 661b; \
136 /* Cheetah Safari implementation. */ \
137 ldxa [%g0] ASI_SAFARI_CONFIG, REG; \
138 srlx REG, 17, REG; \
139 and REG, 0x3ff, REG; \
140 nop; \
141 /* Cheetah JBUS implementation. */ \
142 ldxa [%g0] ASI_JBUS_CONFIG, REG; \
143 srlx REG, 17, REG; \
144 and REG, 0x1f, REG; \
145 nop; \
146 /* Starfire implementation. */ \
147 sethi %hi(0x1fff40000d0 >> 9), REG; \
148 sllx REG, 9, REG; \
149 or REG, 0xd0, REG; \
150 lduwa [REG] ASI_PHYS_BYPASS_EC_E, REG;\
151 /* sun4v implementation. */ \
152 mov SCRATCHPAD_CPUID, REG; \
153 ldxa [REG] ASI_SCRATCHPAD, REG; \
154 nop; \
155 nop; \
156 .previous;
157
158#ifdef CONFIG_SMP
159
160#define TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
161 __GET_CPUID(TMP) \
162 sethi %hi(trap_block), DEST; \
163 sllx TMP, TRAP_BLOCK_SZ_SHIFT, TMP; \
164 or DEST, %lo(trap_block), DEST; \
165 add DEST, TMP, DEST; \
166
167/* Clobbers TMP, current address space PGD phys address into DEST. */
168#define TRAP_LOAD_PGD_PHYS(DEST, TMP) \
169 TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
170 ldx [DEST + TRAP_PER_CPU_PGD_PADDR], DEST;
171
172/* Clobbers TMP, loads local processor's IRQ work area into DEST. */
173#define TRAP_LOAD_IRQ_WORK(DEST, TMP) \
174 __GET_CPUID(TMP) \
175 sethi %hi(__irq_work), DEST; \
176 sllx TMP, 6, TMP; \
177 or DEST, %lo(__irq_work), DEST; \
178 add DEST, TMP, DEST;
179
180/* Clobbers TMP, loads DEST with current thread info pointer. */
181#define TRAP_LOAD_THREAD_REG(DEST, TMP) \
182 TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
183 ldx [DEST + TRAP_PER_CPU_THREAD], DEST;
184
185/* Given the current thread info pointer in THR, load the per-cpu
186 * area base of the current processor into DEST. REG1, REG2, and REG3 are
187 * clobbered.
188 *
189 * You absolutely cannot use DEST as a temporary in this code. The
190 * reason is that traps can happen during execution, and return from
191 * trap will load the fully resolved DEST per-cpu base. This can corrupt
192 * the calculations done by the macro mid-stream.
193 */
194#define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3) \
195 ldub [THR + TI_CPU], REG1; \
196 sethi %hi(__per_cpu_shift), REG3; \
197 sethi %hi(__per_cpu_base), REG2; \
198 ldx [REG3 + %lo(__per_cpu_shift)], REG3; \
199 ldx [REG2 + %lo(__per_cpu_base)], REG2; \
200 sllx REG1, REG3, REG3; \
201 add REG3, REG2, DEST;
202
203#else
204
205#define TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
206 sethi %hi(trap_block), DEST; \
207 or DEST, %lo(trap_block), DEST; \
208
209/* Uniprocessor versions, we know the cpuid is zero. */
210#define TRAP_LOAD_PGD_PHYS(DEST, TMP) \
211 TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
212 ldx [DEST + TRAP_PER_CPU_PGD_PADDR], DEST;
213
214#define TRAP_LOAD_IRQ_WORK(DEST, TMP) \
215 sethi %hi(__irq_work), DEST; \
216 or DEST, %lo(__irq_work), DEST;
217
218#define TRAP_LOAD_THREAD_REG(DEST, TMP) \
219 TRAP_LOAD_TRAP_BLOCK(DEST, TMP) \
220 ldx [DEST + TRAP_PER_CPU_THREAD], DEST;
221
222/* No per-cpu areas on uniprocessor, so no need to load DEST. */
223#define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3)
224
225#endif /* !(CONFIG_SMP) */
226
41#endif /* _SPARC64_CPUDATA_H */ 227#endif /* _SPARC64_CPUDATA_H */
generated by cgit v1.2.2 (git 2.25.0) at 2024-12-27 00:15:33 -0500